

## References

- (Afghahi, and Svensson 1990) Afghahi, M. and Svensson, C. (1990) A unified single-phase clocking scheme for VLSI systems. IEEE Journal of Solid-State Circuits, vol.25, (no.1), February, p.225-33.
- (Amdahl 1964) Amdahl G. M, (1964) "The Structure of System /360, Part III: Processing Unit Design Considerations" IBM Systems Journal, Vol.3, No.2, p.144-164.
- (Anderson et al, 2001) C. J. Anderson, J. Petrovick, J. M. Keaty, J. Warnock, G. Nusbaum, J. M. Tendler, C. Carter, S. Chu, J. Clabes, J. DiLullo, P. Dudley, P. Harvey, B. Krauter, J. LeBlanc, P.-F. Lu, B. McCredie, G. Plum, P. Restle, S. Runyon, M. Scheuermann, S. Schmidt, J. Wagoner, R. Weiss, S. Weitzel, and B. Zoric, "Physical Design of a Fourth-Generation POWER GHz Microprocessor," IEEE International Solid-State Circuits Conference, Digest of Technical Papers, February 2001, pp. 232–233.
- (Anderson et al. 1967) Anderson D.W, Sparacio F.J, and Tomasulo R.M, (1967) "The IBM System/360 Model 91: Machine Philosophy and Instruction Handling", IBM Journal of Research and Development, Vol.11, No.1, p.8-24.
- (Baeg and Rogers 1999) S. Baeg and W.A. Rogers, "A cost-effective design for testability: clock line control and test generation using selective clocking," *IEEE Trans. on CAD of ICs and Systems*, vol. 18, no. 6, pp. 850-861, June 1999.
- (Bailey and Benschneider 1998) Bailey DW, Benschneider BJ (1998) "Clocking design and analysis for a 600-MHz Alpha microprocessor", Solid-State Circuits, IEEE Journal of , Vol.33, No.11 , November 1998.
- (Benschneider et al. 1995) Benschneider BJ et al (1995) "A 300-MHz 64-b Quad-Issue CMOS RISC Microprocessor", IEEE Journal of Solid-State Circuits, Vol. 30, No 11. November 1995.
- (Bhagwan and Rogers 1997) Bhagwan R, Rogers A (1997) A 1-GHz dual-loop microprocessor PLL with instant frequency shifting. In: ISSCC Digest of Technical Papers, pp 336-337.
- (Bowhill et al. 1995) Bowhill W. J. et al. (1995) "A 300 MHz 64b quad-issue CMOS RISC microprocessor," *IEEE International Solid-State Circuits Conference*, vol. XXXVIII, pp. 182 - 183, February 1995.
- (Burd et al. 2000) T. Burd, T. Pering, and R.W. Brodersen, "A dynamic voltage scaled microprocessor system", in *Proc. ISSCC 2000*, pp. 294-295.
- (Chandrakasan et al. 2001) Chandrakasan A, Bowhill BJ, Fox F (2001) "Design of High-Performance Microprocessor Circuits", IEEE Press, Piscataway, New Jersey, 2001.
- (Charnas et al. 1995) Charnas A et al (1995) A 64b Microprocessor with Multimedia Support. In: ISSCC Digest of Technical Papers, pp 178-179.
- (Cray 1984) Cray Research (1984) S Series Mainframe Reference Manual HR 0029, Minnesota, Cray Research.
- (Dobberpuhl 1997) Dobberpuhl, D.W. (1997) "Circuits and technology for Digital's StrongARM and ALPHA microprocessors", Proceedings of the Seventeenth Conference on Advanced Research in VLSI, Ann Arbor, Michigan, September 15-16. p.2-11.
- (Dobberpuhl et al. 1992) Dobberpuhl D. W. et al. (1992) "A 200-MHz 64-b dual-issue CMOS microprocessor," *IEEE Journal of Solid-State Circuits*, vol. 27, pp. 1555 - 1567, November 1992.
- (Earl 1965) Earl J, (1965) "Latched Cary-Save Adder", IBM Technical Disclosure Bulletin, Vol.7, No.10, March, p.909-910.
- (Eichelberger 1983) E. B. Eichelberger, "Latch Design Using "Level Sensitive Scan Design"" , Proceedings of COMPCON, San Francisco, 1983.
- (Eichelberger and Williams 1977) E. B. Eichelberger, T. W. Williams, "A Logic Design Structure for LSI Testing", Proceedings of 14<sup>th</sup> Design Automation Conference, June 1977.
- (Fishburn 1990) Fishburn JP (1990) Clock Skew Optimization, IEEE Transactions on Computers C-39:945-951.

- (Flynn 1966) Flynn M.J, (1966) "Very High-Speed Computing System", Proceedings of IEEE, Vol.54, No.12, December, p.1901-1909.
- (Flynn and Amdahl 1965) Flynn MJ, Amdahl GM (1965) "Engineering Aspects of Large High Speed Computer Design", Proceedings of the Symposium on Microelectronics and Large Systems, Spartan Press, Washington D.C. 1965.
- (Friedman 1995) Friedman E. (1995) *Clock Distribution Networks in VLSI Circuits and Systems*. New York: IEEE Press, 1995.
- (Furber et al. 2001) Furber SB, Efthymiou A, Garside JD, Lloyd DW, Lewis MJG, Temple S (2001) "Power management in the Amulet microprocessors", IEEE Design & Test of Computers , Volume: 18 Issue: 2 , March-April 2001.
- (Gago1993) A. Gago, R. Escano, J. A. Hidalgo, "Reduced implementation of D-type DET flip-flops", IEEE Journal of Solid-State Circuits, vol.28, (no.3), p.400-402, March 1993.
- (Gardner 1979) Gardner F (1979) *Phase Lock Techniques*. John Wiley and Sons, New York, 1979.
- (Geannopoulos and Dai 1998) Geannopoulos G, Dai X (1998) "An Adaptive Digital Deskewing Circuit for Clock Distribution Networks," ISSCC Dig. Tech. Papers, pp 400-401, Feb. 1998.
- (Gerosa et al. 1994) G. Gerosa, S. Gary, C. Dietz, P. Dac, K. Hoover, J. Alvarez, et al., "A 2.2 W, 80 MHz Superscalar RISC Microprocessor," *IEEE Journal of Solid-State Circuits*, vol. 29, No. 12, December 1994.
- (Gieseke et al. 1991) Gieseke B. A. et al. (1991) "Push-pull Cascode Logic," United States Patent 5,023,480, June 1991.
- (Gieseke et al. 1997) Gieseke B. A. et al. (1997) "A 600MHz superscalar RISC microprocessor with out-of-order execution," *IEEE International Solid-State Circuits Conference*, vol. XL, pp. 176 - 177, February 1997.
- (Goncalves and DeMan 1983) N.F. Goncalves, H.J. DeMan, "NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures", IEEE Journal of Solid-State Circuits, Vol. SC-18, No 3, June 1983.
- (Gowan et al. 1998) M.K. Gowan, L.L. Biro, and D.B. Jackson, "Power considerations in the design of the alpha 21264 microprocessor," in *Proc. DAC 1998*, pp. 726-731.
- (Greenhill et al (1997) Greenhill D et al (1997) A 330MHz 4-Way Superscalar Microprocessor. In: ISSCC Digest of Technical Papers, pp 166-167.
- (Gronowski et al. 1988) Gronowski, P.E, W. J. Bowhill, W.J, Preston, R.P, Gowan, M.K, and Allmon, R.L, (1998) "High-performance microprocessor design," *IEEE Journal of Solid-State Circuits*, vol. 33, pp. 676 - 686, May 1998.
- (Hajimiri 1988) Hajimiri A (1998) *Jitter and Phase Noise in Electrical Oscillators*, Ph.D. thesis, Stanford University, November 1998.
- (Halil and Flynn 1972) Halin TG and Flynn M.J, (1972) "Pipelining of Arithmetic Functions", IEEE Transactions on Computers, Vol C-21, No. 8, August, p.880-886.
- (Hamada et al. 1999) M. Hamada, T. Terazawa, T. Higashi, S. Kitabayashi, S. Mita, Y. Watanabe, M. Ashino, H. Hara, and T. Kuroda, "Flip-flop selection technique for power-delay trade-off," *IEEE International Solid-State Circuits Conference*, vol. XLII, pp. 270 - 271, February 1999.
- (Harris and Horowitz 1997) Harris D, Horowitz M (1997) Skew-Tolerant Domino Circuits. IEEE Journal of Solid-State Circuits 32:1702-1711.
- (Harris et al. 1996) Harris D, Huang SC, Nadir J, Chu C-H, Stinson JC, Ilkbahar A (1996) Opportunistic time-borrowing domino logic. U.S. Patent 5 517 136.
- (Hashimoto et al. 1998) M. Hashimoto, H. Onodera, and K. Tamari, "A power optimization method considering glitch reduction by gate sizing," in *ISPLED Dig. Tech. Papers*, Aug. 1998, pp. 221-226.
- (Heald R et al. (2000) A Third Generation SPARC V9 Microprocessor. IEEE Journal of Solid-State Circuits 35:1526-1538.
- (Heald R et al. (2000a) Implementation of a 3<sup>rd</sup> Generation SPARC V9 64b Microprocessor. In: ISSCC Digest of Technical Papers, pp 412-413.

- (Heald R et al. (2000b) A Third Generation SPARC V9 Microprocessor. IEEE Journal of Solid-State Circuits, 35:1526-1538.
- (Heo and Asanovic 2001) S. Heo and K. Asanovic, "Load-Sensitive Flip-Flop Characterization," IEEE Workshop on VLSI, pp. 87-92, April 2001, Orlando, Florida, USA.
- (Hofstee P et al. (2000) A 1-GHz Single-Issue 64b PowerPC Processor. In: ISSCC Digest of Technical Papers, pp 92-93.
- (Warnock et al 2002) J.D. Warnock et al, "The Circuit and Physical Design of the POWER4 Microprocessor", IBM Journal of Research and Development, Vol.46, No.1, January, 2002.
- (Jain et al. 2001) Jain A. et al. (2001) "A 1.2 GHz Alpha microprocessor with 44.8 GB/s chip pin bandwidth," *IEEE International Solid-State Circuits Conference*, pp. 240 –241, February 2001.
- (Kawaguchi and Sakurai 1998) H. Kawaguchi and T. Sakurai, "A reduced clock-swing Flip-Flop (RCSFF) for 63% power reduction" *IEEE J. Solid-State Circuits*, vol. 33, no. 5, pp. 807-811, May 1998.
- (Kim et al. 1994) Kim B, Weigandt T, Gray P (1994) "PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design," *Proceedings of the 1994 International Symposium on Circuits and Systems*, Vol. 4, 1994, pp. 31-38.
- (Kitahara et al. 1998) T. Kitahara *et al.*, "A clock-gating method for low-power LSI design," in *Proc. ASC-DAC'98*, pp. 307-312.
- (Klass et al. 1998) Klass F, (1998) "Semi-Dynamic and Dynamic Flip-Flops with Embedded Logic," Symposium on VLSI Circuits, Digest of Technical Papers, pp. 108-109, June 1998.
- (Klass et al. 1999) Klass F et al, (1999) "A New Family of Semidynamic and Dynamic Flip-Flops with Embedded Logic for High-Performance Processors", IEEE Journal of Solid-State Circuits, vol. 34, no. 5, pp. 712-716, May 1999.
- (Kogge 1981) Kogge P (1981) "The Architecture of Pipelined Computers", McGraw-Hill Book Company, 1981.
- (Kojima et al. 1995) H. Kojima, S. Tanaka, and K. Sasaki, "Half-swing clocking scheme for 75% power savings in clocking circuitry," *IEEE J. Solid-State Circuits*, vol. 30, no. 4, pp. 432-435, April 1995.
- (Kong et al. 2000) B.-S. Kong, S.-S. Kim, and Y.-H. Jun, "Conditional Capture Flip-Flop for Statistical Power Reduction," in *ISSCC Dig. Tech. Papers*, Feb. 2000, pp. 290-291.
- (Kozu et al. 1966) Kozu, S, et al. (1996) "A 100 MHz, 0.4 W RISC processor with 200 MHz multiply adder, using pulse-register technique", Digest of Technical Papers, 1996 IEEE International Solid-State Circuits Conference, San Francisco, 8-10 February. p.140-141.
- (Kurd NA et al. (2001) "Multi-GHz Clocking Scheme for Intel® Pentium® 4 Microprocessor," ISSCC Dig. Tech. Papers, pp. 404-405, Feb. 2001.
- (Lauterbach G et al. (2000) UltraSPARC-III: a 3<sup>rd</sup> Generation 64b SPARC Microprocessor. In: ISSCC Digest of Technical Papers, pp 410-411.
- (Lev LA et al. (1995) A 64b Microprocessor with Multimedia Support. IEEE Journal of Solid-State Circuits, 30:1227-1238.
- (Lim et al. 2000) Lim K, Park C, Kim D, Kim B (2000) "A low-noise phase-locked loop design by loop bandwidth optimization," *IEEE Journal of Solid-State Circuits*, vol. 35, pp. 807 - 815, June 2000.
- (Lin I, Ludwig JA, Eng K (1992) Analyzing cycle stealing on synchronous circuits with level-sensitive latches. In: Proc. ACM/IEEE Design Automation Conference, pp 393–398.
- (Llopis1996) R. P. Llopis, M. Sachdev, "Low power, testable dual edge triggered flip-flops", *Proc. of International Symposium on Low Power Electronics and Design*, p.341-345, 1996.
- (LSSD 1985) LSSD Rules and Applications, Manual 3531, Release 59.0, IBM Corporation, March 29, 1985.
- (Madden and Bowhill 1990) Madden W. C. and Bowhill W. J. (1990) "High input impedance, strobed sense-amplifier," United States Patent 4,910,713, March 1990.

- (Markovic et al. 2001) D. Markovic, B. Nikolic, and R.W. Brodersen, "Analysis and design of low-energy Flip-Flops", in *ISPLED Dig. Tech. Papers*, Aug. 2001, pp. 52-55.
- (Matsui et al. 1994) M. Matsui, H. Hara, Y. Uetani, L. Kim, T. Nagamatsu, Y. Watanabe, A. Chiba, K. Matsuda, and T. Sakurai, "A 200 MHz 13 mm<sup>2</sup>-D DCT macrocell using sense-amplifying pipeline flip-flop scheme," *IEEE Journal of Solid-State Circuits*, vol. 29, pp. 1482 - 1490, December 1994.
- (Montanaro et al. 1996) J. Montanaro, R. T. Witek, K. Anne, A. J. Black, E. M. Cooper, D. Dobberpuhl, P. M. Donahue, J. Eno, A. Farell, G. Hoeppner, D. Kruckemyer, T. H. Lee, P. Lin, L. Madden, D. Murray, M. Pearce, S. Santhanam, K. J. Snyder, R. Stephany, and S. C. Thierauf, "A 160MHz 32b 0.5W CMOS RISC microprocessor," *IEEE International Solid-State Circuits Conference*, vol. XXXIX, pp. 214 - 215, February 1996.
- (Montanaro, J.; Witek, R.T.; Anne, K.; Black, A.J.; Cooper, E.M.; Dobberpuhl, D.W.; Donahue, P.M.; Eno, J.; Hoeppner, G.W.; Kruckemyer, D.; Lee, T.H.; Lin, P.C.M.; Madden, L.; Murray, D.; Pearce, M.H.; Santhanam, S.; Snyder, K.J.; Stephany, R.; Thierauf, S.C. (1997) A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor. *Digital Technical Journal*, Vol.9, No.1, Digital Equipment Corp, p.49-62.
- (Nedovic and Oklobdzija 2000) Nedovic N, Oklobdzija V.G, (2000) Dynamic flip-flop with improved power. Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2000, Austin, Texas, September 17-20. p.323-326.
- (Nedovic and Oklobdzija 2001) Nikola Nedovic, Marko Aleksic and Vojin G. Oklobdzija, "Timing Characterization of Dual-Edge Triggered Flip-Flops", Proceedings of the International Conference on Computer Design, ICCD 2001, Austin, Texas, September 23-26, 2001.
- (Nedovic et al. 2002) N. Nedovic, V. G. Oklobdzija, W. W. Walker, M. Aleksic, "A Low Power Symmetrically Pulsed Dual Edge-Triggered Flip-Flop," *IEEE European Solid-State Circuits Conference*, September 2002.
- (Nedovic, N, Oklobdzija, V.G. (2000b) "Hybrid latch Flip-Flop with improved power efficiency", Proceedings of the 13th Symposium on Integrated Circuits and Systems Design, Manaus, Brazil, September 18-24. p.211-15.
- (Nikolic and Oklobdzija 1999) B. Nikolic and V.G. Oklobdzija, "Design and optimization of sense amplifier-based flip-flops," Proceedings of the 25<sup>th</sup> *European Solid-State Circuits Conference*, ESSCIRC'99, Duisburg, Germany, September 21-23, 1999, pp. 410-413.
- (Nikolic et al. 1999) B. Nikolic, V. Stojanovic, V.G.Oklobdzija, W. Jia, M. Leung "Sense Amplifier-Based Flip-Flop," in *ISSCC Dig. Tech. Papers*, Feb. 1999, pp. 282-283.
- (Nogawa 1998) M. Nogawa and Y. Ohtomo, "A Data-Transition Look-Ahead DFF Circuit for Statistical Reduction in Power Consumption," *IEEE J. Solid-State Circuits*, vol. 33, pp. 702-706, May 1998.
- (Nogawa and Ohtomo 1998) M. Nogawa and Y. Ohtomo, "A data-transition look-ahead DFF circuit for statistical reduction in power consumption," *IEEE J. Solid-State Circuits*, vol. 33, no. 5, pp. 702-706, May 1998.
- (Oklobdzija 1999) Oklobdzija V.G, (1999) "High-Performance System Design: Circuits and Logic", Book, IEEE Press, July.
- (Partovi 2000) H. Partovi in *Design of High-Performance Microprocessor Circuits*, ed. A. Chandrakasan, W. Bowhill, F. Fox, IEEE, 2000
- (Partovi et al. 1996) Partovi, H. et al, (1996) "Flow-through latch and edge-triggered flip-flop hybrid elements", 1996 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC, San Francisco, February 8-10.
- (Razavi 1996) Razavi B (ed.) (1996) *Monolithic Phase-Locked Loops and Clock Recovery Circuits – Theory and Design*, IEEE, New York, 1996.
- (Rusu and Tam 2000) Rusu S, Tam S (2000) "Clock generation and distribution for the first IA-64 microprocessor," *IEEE International Solid-State Circuits Conference*, vol. XLIII, pp. 176 - 177, February 2000.

- (Saint-Laurent et al. 2002) M. Saint-Laurent et al. (2002) Optimal Sequencing Energy Allocation for CMOS Integrated Systems. In: Proceedings of International Symposium on Quality Electronic Design, pp 94-99.
- (Sakallah et al. 1992) Sakallah KA, Mudge TN, Olukotun OA (1992) Analysis and design of latch-controlled synchronous digital circuits. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 11:322-33.
- (Schutz and Wallace 1998) Schutz J, Wallace R (1998) "A 450MHz IA32 P6 Family Microprocessor," *ISSCC Dig. Tech. Papers*, pp. 236-237, Feb. 1998.
- (Sidiropoulos and Horowitz 1997) Sidiropoulos S, Horowitz MA (1997) "A semidigital dual delay-locked loop," *IEEE Journal of Solid-State Circuits*, vol. 32, pp. 1683 - 1692, November 1997.
- (Sidiropoulos et al. 2000) Sidiropoulos S, Liu D, Kim J, Wei G, Horowitz M (2000) "Adaptive Bandwidth DLLs and PLLs using Regulated Supply CMOS Buffers," *IEEE Symposium on VLSI Circuits*, pages 124-127, June 2000.
- (Siewiorek et al. 1982) Siewiorek D. P, Bell G. C, Newell A., "Computer Structures: Principles and Examples", McGraw-Hill 1982.
- (Sigal et al. 1997) Sigal, L., Warnock, J.D, Curran, B.W., Chan, Y.H., Camporese, P.J., Mayo, M.D., Huott, W.V., Knebel, D.R., Chuang, C.T., Eckhard, J.P., Wu, P.T., "Circuits Design Techniques for the High Performance CMOS IBM S/390 Parallel Enterprise Server G4 Microprocessor", *IBM Journal of Research and Development*, Vol.41, No.4-5, IBM, July-September, 1997.
- (Silberman et al. 1998) Silberman, J.; Aoki, N.; Boerstler, D.; Burns, J.L.; Sang Dhong; Essbaum, A.; Ghoshal, U.; Heidel, D.; Hofstee, P.; Kyung Tek Lee; Meltzer, D.; Hung Ngo; Nowka, K.; Posluszny, S.; Takahashi, O.; Vo, I.; Zoric, B. "A 1.0-GHz Single-Issue 64-bit PowerPC Integer Processor", *IEEE Journal of Solid-State Circuits*, vol.33, No.11, IEEE, Nov. 1998.
- (Stojanovic and Oklobdzija 2001) V. Stojanovic, V. G. Oklobdzija, FLIP-FLOP, US Patent No. 6,232,810, May 15, 2001.
- (Stolte 1979) L. A. Stolte, N. C. Berglund, "Design for Testability for the IBM System/38", Digest of Papers 1979 IEEE Test Conference, Cherry Hill, New Jersey, October 1979.
- (Strollo 1999) A. G. M. Strollo, E. Napoli, C. Cimino, "Low power double edge-triggered flip-flop using one latch", *Electronics Letters*, vol.35, (no.3), IEE, p.187-188, Feb. 1999.
- (Sutherland and Sproull 1991) I.E. Sutherland and R.F. Sproull "Logical Effort: Designing for Speed on the Back of an Envelope," *Advanced Research in VLSI, ARVLSI'91*, Santa Cruz 1991.
- (Sutherland et al. 1999) I. Sutherland, B. Sproull and D. Harris, Logical Effort: Designing Fast CMOS Circuits, Morgan Kaufmann, January 1999. – web enhancements from [www.mkp.com](http://www.mkp.com) or [ftp://ftp.mkp.com/Logical\\_Effort/CAT\\_Tool](ftp://ftp.mkp.com/Logical_Effort/CAT_Tool)
- (Suzuki 1973) Y. Suzuki, K. Odagawa, and T. Abe, "Clocked CMOS calculator circuitry," *IEEE J. Solid-State Circuits*, vol. SC-8, pp. 462-469, Dec. 1973.
- (Svensson 1998) C. Svensson and J. Yuan, "Latches and Flip-flops for Low Power Systems," in *Low Power CMOS Design*, A. Chandrakasan and R. Brodersen, Eds. Piscataway, NJ: IEEE Press, 1998, pp. 233-238.
- (Texas Instruments 1984) Texas Instruments (1984) "The TTL Data Book for Design Engineers", Dallas, Texas, Texas Instruments.
- (Tschanz et al. 2001) Tschanz James, Siva Narendra, Zhanping Chen, Shekhar Borkar, Manoj Sachdev, Vivek De, "Comparative Delay and Energy of Single Edge-Triggered & Dual Edge-Triggered Pulsed Flip-Flops for High-Performance Microprocessors, Proceedings of the 2001 International Symposium on Low Power Electronics and Design, Huntington Beach, California, August 6-7, 2001.
- (Unger and Tan 1986) Unger SH, Tan C (1986) "Clocking Schemes for High-Speed Digital Systems", *IEEE Transactions on Computers*, Vol. C-35, No 10, October 1986.
- (Von Kaenl et al. 1998) Von Kaenl V, Aebischer D, Van Dongen R, Piguet C (1998) "A 600MHz CMOS PLL microprocessor clock generator with a 1.2GHz VCO," *IEEE International Solid-State Circuits Conference*, vol. XLI, pp. 396 - 397, February 1998.

- (Wagner 1988) Wagner K (1988) “*Clock System Design*”, IEEE Design & Test of Computers, October 1988.
- (Williams and Angel 1973) M.J.Y. Williams, J.B. Angel, “Enhancing Testability of Large Scale Integrated Circuits via Test Points and Additional Logic”, IEEE Transactions on Computers, Vol. C-22, January 1973.
- (Williams and Eichelberger 1977) Williams, T.W., Eichelberger, E.B., “Random patterns within a structured sequential logic design”, 1977 Semiconductor Test Symposium, Cherry Hill, NY, USA, 25-27 Oct. 1977.
- (Wolf 1995) S. Wolf, *Silicon Processing for the VLSI Era, Volume 3 – The Submicron MOSFET*, Sunset Beach, CA: Lattice Press, 1995.
- (Woods et al. 1997) Woods JV, Day P, Furber SB, Garside JD, Paver NC, Temple S (1997) “AMULET1: An Asynchronous ARM Microprocessor”, IEEE Transactions on Computers Vo. 46 No. 4 pp. 385-398, April 1997.
- (Xanthopoulos et al. 2001) Xanthopoulos T, Bailey DW, Gangwar AK, Gowan MK, Jain AK, Prewitt BK (2001) "The design and analysis of the clock distribution network for a 1.2 GHz Alpha microprocessor," *IEEE International Solid-State Circuits Conference*, pp. 402–403, February 2001.
- (Yano 90) K. Yano *et al.*, “A 3.8 ns CMOS 16x16-b Multiplier Using Complementary Pass-Transistor Logic,” *IEEE J. Solid-State Circuits*, vol. 25, pp. 388-385, Apr. 1990.
- (Young et al. 1992) Young IA, Greason JK, Wong KL (1992) "A PLL clock generator with 5 to 10 MHz of lock range for microprocessors," *IEEE Journal of Solid-State Circuits*, vol. 27, pp. 1599 - 1607, November 1992.
- (Young et al. 1997) Young IA et al. “A 0.35  $\mu$ m CMOS 3-880MHz PLL N/2 Clock Multiplier and Distribution Network with Low Jitter for Microprocessors,” ISSCC Dig. Tech. Papers, pp 330-331, Feb. 1997.
- (Yuan and Svensson 1989) Yuan, J and Svensson, C, “High-Speed CMOS Circuit Technique”, *Journal of Solid-State Circuits*, Vol.24, No.1, February 1989.
- (Zyuban and Kogge 1999) V. Zyuban and P. Kogge, "Application of STD to latch-power estimation," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 7, no. 1, pp. 111-115, March 1999.