

# Table of Contents

Foreword . . . . .	v
Symposium Committee . . . . .	vi
List of Referees . . . . .	vii
Previous IEEE Symposia on Computer Arithmetic . . . . .	viii
Keynote Speaker . . . . .	ix

## Session 1: Number Systems

(Chair: Michel Scott, Dublin City University)

1.1 New Redundant Representations of Complex Numbers and Vectors . . . . .	2
<i>Jean Duprat, Yvan Herreros, and Sylvanus Kla, LIP-IMAG, École Normale Supérieure de Lyon</i>	
1.2 Analysis of Arithmetic Algorithms: A Statistical Study . . . . .	10
<i>F. Chatelin, IBM-France, and V. Frayssé, IRIT-CERFACS, France</i>	
1.3 Representation of Numbers in Non-Classical Numeration Systems . . . . .	17
<i>Christiane Frougny, Université Paris 8</i>	
1.4 Semantics for Exact Floating Point Operations . . . . .	22
<i>G. Boehlender and W. Walter, Universität Karlsruhe, P. Kornerup, Odense University, and D.W. Matula, Southern Methodist University</i>	

## Session 2: Multiplication

(Chair: Simon Knowles, INMOS, GB)

2.1 Shallow Multiplication Circuits . . . . .	28
<i>Michael S. Paterson and Uri Zwick, University of Warwick</i>	
2.2 A Radix-4 Modular Multiplication Hardware Algorithm Efficient for Iterative Modular Multiplications . . . . .	35
<i>Naofumi Takagi, Kyoto University</i>	
2.3 High-Speed Multiplier Design Using Multi-Input Counter and Compressor Circuits . . . . .	43
<i>Mayur Mehta and Vijay Parmar, Advanced Micro Devices, and Earl Swartzlander, Jr., University of Texas at Austin</i>	
2.4 A High-Radix Hardware Algorithm for Calculating the Exponential $M^E$ Modulo $N$ . . . . .	51
<i>Holger Orup, Aarhus University, and Peter Kornerup, Odense University</i>	

## Session 3: Inner Products

(Chair: Svetoslav Markov, Bulgarian Academy of Science)

3.1 Arithmetic for Digital Neural Networks . . . . .	58
<i>D. Zhang, G.A. Jullien, and W.C. Miller, University of Windsor, and Earl Swartzlander, Jr., University of Texas at Austin</i>	
3.2 Exact Accumulation of Floating-Point Numbers . . . . .	64
<i>Michael Müller, Christine Rüb, and Wolfgang Rülling, Universität des Saarlandes</i>	
3.3 Fast Hardware Units for the Computation of Accurate Dot Products . . . . .	70
<i>Andreas Knöfel, Universität Karlsruhe</i>	

## **Session 4: Residue Arithmetic**

(Chair: Magdy Bayoumi, University of Southwestern Louisiana)

4.1	A General Division Algorithm for Residue Number Systems . . . . .	76
	<i>Jen-Shiun Chiang and Mi Lu, Texas A&amp;M University</i>	
4.2	New Approach to Integer Division in Residue Number Systems . . . . .	84
	<i>Dragan Gamberger, Rudjer Boškovic Institute, Zagreb</i>	
4.3	Small Moduli Replications in the MRRNS . . . . .	92
	<i>N. Wigley, G.A. Jullien, D. Reaume, and W.C. Miller, University of Windsor</i>	
4.4	Design of Residue Generators and Multi-Operand Modular Adders Using Carry-Save Adders . . . . .	100
	<i>Stanisław J. Piestrak, Institute of Eng. Cybernetics, Wrocław</i>	

## **Session 5: Floating Point Range and Precision**

(Chair: Renato Stefanelli, Politecnico di Milan)

5.1	Overflow/Underflow-Free Floating-Point Number Representations with Self-Delimiting Variable-Length Exponent Field . . . . .	110
	<i>Hidetoshi Yokoo, Gunma University</i>	
5.2	Implementation and Analysis of Extended SLI Operations . . . . .	118
	<i>Peter R. Turner, U.S. Naval Academy</i>	
5.3	Specifications for a Variable-Precision Arithmetic Coprocessor . . . . .	127
	<i>T.E. Hull, M.S. Cohen, and C.B. Hall, University of Toronto</i>	
5.4	Algorithms for Arbitrary Precision Floating Point Arithmetic . . . . .	132
	<i>Douglas M. Priest, University of California, Berkeley</i>	

## **Session 6: Adders I**

(Chair: Tony Carter, University of Utah)

6.1	Designing Optimum Carry-Skip Adders . . . . .	146
	<i>Vittit Kantabutra, Drexel University</i>	
6.2	Delay Optimization of Carry-Skip Adders and Block Carry-Lookahead Adders . . . . .	154
	<i>Pak K. Chan and Martine D.F. Schlag, UC Santa Cruz, Clark D. Thomborson, Univ. of Minnesota, and Vojin G. Oklobdzija, IBM, T.J. Watson Research Center</i>	
6.3	The Redundant Cell Adder . . . . .	165
	<i>Tom Lynch and Earl Swartzlander, Jr., University of Texas at Austin</i>	

## **Session 7: Adders II**

(Chair: Mary-Jane Irwin, Pennsylvania State University)

7.1	Optimal Purely Systolic Addition . . . . .	172
	<i>Lars Kühnel, Christian-Albrechts-Universität, Kiel</i>	
7.2	Constant Time Arbitrary Length Synchronous Binary Counters . . . . .	180
	<i>J.E. Vuillemin, DEC, Paris Research Laboratory</i>	

## **Session 8: Division**

(Chair: George Taylor, MIPS Computer Systems)

8.1	Integer Division Using Reciprocals . . . . .	186
	<i>Robert Alverson, Tera Computer Company</i>	
8.2	Fast Division Using Accurate Quotient Approximations to Reduce the Number of Iterations . . . . .	191
	<i>Derek C. Wong and Michael J. Flynn, Stanford University</i>	
8.3	Simple Radix 2 Division and Square Root with Skipping of Some Addition Steps . . . . .	202
	<i>Paolo Montuschi, Politecnico di Torino, and Luigi Ciminiera, Università degli Studi di L'Aquila</i>	
8.4	A 160nS 54bit CMOS Division Implementation Using Self-Timing and Symmetrically Overlapped SRT Stages . . . . .	210
	<i>Ted E. Williams, HaL Computer Systems, and Mark A. Horowitz, Stanford University</i>	

## **Session 9: GCD and Standard Functions**

(Chair: S.M. Sedjelmaci, Universite D'Oran Es-Senia)

9.1	A Redundant Binary Euclidean GCD Algorithm . . . . .	220
	<i>Shrikant N. Parikh, IBM, and David W. Matula, Southern Methodist University</i>	
9.2	OCAPI: Architecture of a VLSI Coprocessor for the GCD and the Extended GCD of Large Numbers . . . . .	226
	<i>Alain Guyot, Laboratoire TIM3/IMAG, Grenoble</i>	
9.3	Table-Lookup Algorithms for Elementary Functions and Their Error Analysis . . . . .	232
	<i>Ping Tak Peter Tang, Argonne National Laboratory</i>	
9.4	Accurate and Monotone Approximations of Some Transcendental Functions . . . . .	237
	<i>Warren E. Ferguson, Jr., and Tom Brightman, Cyrix Corporation</i>	

## **Session 10: On-Line and Signal Processing**

(Chair: Henk J. Sips, Delft University of Technology)

10.1	Application of On-Line Arithmetic Algorithms to the SVD Computation: Preliminary Results . . . . .	246
	<i>Paul K.-G. Tu, IBM, and Miloš D. Ercegovac, UCLA</i>	
10.2	The CORDIC Householder Algorithm . . . . .	256
	<i>Shen-Fu Hsiao and Jean-Marc Delosme, Yale University</i>	
10.3	SVD by Constant-Factor-Redundant-CORDIC . . . . .	264
	<i>Jeong-A. Lee, University of Houston, and Tomás Lang, Universitat Politècnica de Catalunya</i>	
10.4	Design and Implementation of a Floating-point Quasi-Systolic General Purpose CORDIC Rotator for High-rate Parallel Data and Signal Processing . . . . .	272
	<i>Alfons A.J. de Lange and Ed F. Deprettere, Delft University of Technology</i>	
	<b>Author Index . . . . .</b>	<b>282</b>