

# Table of Contents

<i>Foreword</i> .....	ix
<i>Program Committee</i> .....	xi
<i>Referees</i> .....	xiii
<i>Previous Symposia</i> .....	xv

## Table Methods

**Chair:** Robert M. Owens — *The Pennsylvania State University*

Efficient Initial Approximation and Fast Converging Methods for Division and Square Root .....	2
<i>M. Ito, N. Takagi, and S. Yajima</i>	
Function Evaluation by Table Look-up and Addition .....	10
<i>H. Hassler and N. Takagi</i>	
Faithful Bipartite ROM Reciprocal Tables .....	17
<i>D. Das Sarma and D.W. Matula</i>	

## Multiplication

**Chair:** Miloš Ercegovac — *University of California at Los Angeles*

Analytic Approach for Error Masking Elimination in On-Line Multipliers .....	30
<i>H. Bederr, M. Nicolaidis, and A. Guyot</i>	
Reducing the Number of Counters Needed for Integer Multiplication .....	38
<i>R.M. Owens, R.S. Bajwa, and M.J. Irwin</i>	
Design Strategies for Optimal Multiplier Circuits .....	42
<i>C. Martel, V. Oklobdzija, R. Ravi, and P.F. Stelling</i>	
Redundant Binary Booth Recoding .....	50
<i>C.N. Lyu and D.W. Matula</i>	

## System Design and Techniques

**Chair:** Vojin Oklobdzija — *University of California at Davis*

Sign Detection and Comparison Networks with a Small Number of Transitions .....	59
<i>M.D. Ercegovac and T. Lang</i>	
Application of Fast Layout Synthesis Environment to Dividers Evaluation .....	67
<i>A. Houelle, H. Mehrez, N. Vaucher, L. Montalvo, and A. Guyot</i>	
The SNAP Project: Towards Sub-Nanosecond Arithmetic .....	75
<i>M.J. Flynn, K. Nowka, G. Bewick, E. Schwarz, and N. Quach</i>	

## Integrated Circuits I

**Chair:** Michael J. Flynn — *Stanford University*

A Complex-Number Multiplier Using Radix-4 Digits .....	84
<i>B.W.Y. Wei, H. Du, and H. Chen</i>	
A GaAs IEEE Floating Point Standard Single Precision Multiplier .....	91
<i>S. Cui, N. Burgess, M. Liebelt, and K. Eshraghian</i>	

30-ns 55-b Shared Radix 2 Division and Square Root Using a Self-Timed Circuit .....	98
<i>G. Matsubara, N. Ide, H. Tago, S. Suzuki, and N. Goto</i>	

## Elementary Functions

**Chair:** Joseph R. Cavallaro — *Rice University*

High-Speed Double Precision Computation of Nonlinear Functions .....	107
<i>V.K. Jain and L. Lin</i>	
Cascaded Implementation of an Iterative Inverse-Square-Root Algorithm, with Overflow Lookahead.....	115
<i>H. Kwan, R.L. Nelson, Jr., and E.E. Swartzlander, Jr.</i>	

## Division and Square Root

**Chair:** Roger Woods — *Queen's University of Belfast*

Very-High Radix Combined Division and Square Root with Prescaling and Selection by Rounding .....	124
<i>T. Lang and P. Montuschi</i>	
An Area/Performance Comparison of Subtractive and Multiplicative Divide/Square Root Implementations .....	132
<i>P. Soderquist and M. Leeser</i>	
It Takes Six Ones to Reach a Flaw .....	140
<i>T. Coe and P.T.P. Tang</i>	

## Integrated Circuits II

**Chair:** Dan Zuras — *Hewlett-Packard Laboratories*

167 MHz Radix-4 Floating Point Multiplier .....	149
<i>R.K. Yu and G.B. Zyner</i>	
167 MHz Radix-8 Divide and Square Root Using Overlapped Radix-2 Stages .....	155
<i>J.A. Prabhu and G.B. Zyner</i>	
The K5 Transcendental Functions .....	163
<i>T. Lynch, A. Ahmed, M. Schulte, T. Callaway, and R. Tisdale</i>	

## CORDIC/Modular Arithmetic

**Chair:** Israel Koren — *University of Massachusetts at Amherst*

Redundant CORDIC Rotator Based on Parallel Prediction .....	172
<i>E. Antelo, J.D. Bruguera, J. Villalba, and E.L. Zapata</i>	
High Speed DCT/IDCT Using a Pipelined CORDIC Algorithm .....	180
<i>F. Zhou and P. Kornerup</i>	
$O(n)$ -Depth Circuit Algorithm for Modular Exponentiation .....	188
<i>T. Hamano, N. Takagi, S. Yajima, and F.P. Preparata</i>	
Simplifying Quotient Determination in High-Radix Modular Multiplication .....	193
<i>H. Orup</i>	

## Logarithmic Number Systems

**Chair:** David W. Matula — *Southern Methodist University*

Semi-Logarithmic Number Systems .....	201
<i>J-M. Muller, A. Tisserand, and A. Scherbyna</i>	

Arithmetic for Relative Accuracy .....	208
<i>R. vanDrunen, L. Spaanenburg, P. Lucassen, J.A.G. Nijhuis, and J.T. Udding</i>	

**Reliable Arithmetic**

**Chair:** Belle W.Y. Wei — *San Jose State University*

A New VLSI Vector Arithmetic Coprocessor for the PC .....	210
<i>C. Baumhof</i>	

Exact Computation of a Sum or Difference with Applications to Argument Reduction .....	216
<i>W.E. Ferguson, Jr.</i>	

Hardware Design and Arithmetic Algorithms for a Variable-Precision, Interval Arithmetic Coprocessor .....	222
<i>M.J. Schulte and E.E. Swartzlander, Jr.</i>	

An $\epsilon$ Arithmetic for Removing Degeneracies .....	230
<i>D. Michelucci</i>	

<b>Additional Paper</b> .....	239
-------------------------------	-----

<b>Author Index</b> .....	251
---------------------------	-----