An RNS Montgomery Modular Multiplication Algorithm

Jean-Claude Bajard and Laurent-Stéphane Didier
LIM-URA CNRS 1787
CMI, Université de Provence, France
and
Peter Kornerup*
Dept. of Math. and Computer Science
University of Odense, Denmark

Abstract

We present a new RNS modular multiplication for very large operands. The algorithm is based on Montgomery's method adapted to mixed radix, and is performed using a Residue Number System. By choosing the moduli of the RNS system reasonably large, and implementing the system on a ring of fairly simple processors, an effect corresponding to a redundant high-radix implementation is achieved. The algorithm can be implemented to run in O(n) time on O(n) processors, where n is the number of moduli in the RNS system, and the unit of time is a simple residue operation, possibly by table look-up.

1. Introduction

Many cryptosystems employs modular multiplication with very large numbers [6, 2]. Different algorithms have been proposed in the literature [1, 3, 11, 9, 7, 5]. Most of them use redundant radix number systems and Montgomery's modular multiplication [4]. On the other hand the Residue Number System (RNS) is also of particular interest because of the parallel and carry free nature of its arithmetic [8, 10].

The RNS system is not a positional number system where each digit corresponds to a certain weight. So comparison, division and modular multiplication are hard problems. Montgomery's algorithm uses at each step the least significant digit of a positional representation, hence the RNS system does not seem well suited for this algorithm. However using some operands in a mixed radix representation related to the RNS system, we obtain an RNS version of Montgomery's algorithm. The basic idea of the algorithm is that the least significant digit of a mixed-radix represen-

tation can be chosen as any one of the residues of the RNS representation, when the two systems are based on the same set of moduli. The algorithm performs a multiplication interleaved with reduction steps, performed in parallel on the individual residues of the RNS representation. Each step requires an exact division by one of the moduli, which slightly complicates the algorithm, since one of the residues then becomes undefined. By performing all computations also in an additional (redundant) base, the result is still available in the extended base.

Section 2 provides some background for, and notation used on the RNS and MRS number systems employed. Then Section 3 presents Montgomery's algorithm for modular multiplication, its adaptation to RNS arithmetic and a proof of the correctness of the algorithm. Section 4 then maps the algorithm onto a ring of processors, communicating only to nearest neighbor, and finally in Section 5 some conclusions are drawn on the possible usage of such implementations.

2. The Residue and Mixed Radix Number Systems

We begin with a short summary of the RNS system, and introduce our terminology:

- The vector (m_0, \dots, m_{n-1}) forms a set of moduli, called the RNS-base, where the m_i 's are relatively prime.
- M is the value of the product $\prod_{i=0}^{n-1} m_i$.
- The vector (x_0, \dots, x_{n-1}) is the RNS representation of X, an integer less than M, where $x_i = X \mod m_i$.

Due to the Chinese Remainder Theorem any X less than M has one and only one RNS-representation. Addition and multiplication modulo M can be implemented in parallel in

^{*}Supported by Université de Provence, and grant no. 5.21.08.02 from the Danish Research Councils.

constant time and linear space, $\mathcal{O}(n)$, by defining $+_{RNS}$ and $*_{RNS}$ as componentwise operations:

$$A +_{RNS} B \sim (a_j + b_j) \mod m_j$$
, for $j \in \{0, \dots, n-1\}$

$$A *_{BNS} B \sim (a_i * b_i) \mod m_i$$
, for $j \in \{0, \dots, n-1\}$.

We also define "exact division" by one of the moduli, $\div_{RNS} m_i$, assuming that m_i divides R:

$$R \div_{RNS} m_i \sim \hat{r}_j$$
 for $j \in \{0, \dots, i-1, i+1, \dots, n-1\}$ where \hat{r}_j is computed as:

$$\hat{r}_j = (r_j * (m_i)_j^{-1}) \bmod m_j, \text{ for } j \neq i.$$
 (1)

Here $(X)_{j}^{-1}$ represents the inverse of X modulo m_{j} for X and m_{j} relatively prime.

The Mixed Radix System (MRS) associated with this RNS is defined using the same base of moduli. With (x'_0, \dots, x'_{n-1}) , $0 \le x'_i < m_i$, being the MRS representation of X, an integer less than M, then

$$X = x'_0 + x'_1 m_0 + x'_2 m_0 m_1 + \cdots + x'_{n-1} m_0 \cdots m_{n-2}.$$

Observe that the value of x_0' in the MRS representation is identical to the value of the first component x_0 of the RNS representation of X, when we use the same base vector for the two systems. We shall use the notation x_i' for components of an MRS representation, as opposed to x_i for the residues of an RNS representation.

Conversion from RNS into MRS representation is often used for comparison of RNS numbers, but the MRS system is not well suited for computations in general. In the following algorithm we shall use a mix of both representations.

3. An Algorithm for RNS Modular Multiplication

The Montgomery algorithm for modular multiplication [4] is based on the change of residues from $(X \mod N)$ into $(XM \mod N)$, for some value of M chosen such that the operations mod M and div M are easier to perform than mod N and div N. Usually M is chosen as a power of the base when employing radix representations, but here we shall utilize an RNS system with $M = \prod_{i=0}^{n-1} m_i$. If X and Y are two operands for which $(XM \mod N)$ and $(YM \mod N)$ are known, then an operation M-Reduce $(t) = (tM^{-1} \mod N)$ can be used to yield $(XYM \mod N)$, only employing moM and $\operatorname{div} M$ operations. This is useful if repeated modular multiplications are needed as in modular exponentiation. Also, M-reduce($(X \mod N)(Y \mod N)$) produces $(XYM^{-1} \mod N)$, from which $(XY \mod N)$ can be recovered by multiplication with a precomputed constant $(M^2 \bmod N).$

3.1. Presentation of the Algorithm

The algorithm below computes $ABM^{-1} \mod N$ in RNS arithmetic, however given the operand A in its MRS representation. During the algorithm a quotient Q is determined, also in MRS representation.

 $ABM^{-1} \mod N$ is obtained in an auxiliary base defined by

- The vector $(\tilde{m}_0, \dots, \tilde{m}_{n-1})$ forms a set of moduli, called the auxiliary RNS-base, where the \tilde{m}_i 's and the m_i 's are relatively prime.
- \tilde{M} is the value of the product $\prod_{i=0}^{n-1} \tilde{m}_i$.
- and $\tilde{M} > M$.

In the following we assume that A, B, R, N and Q are integers smaller than M, with gcd(N, M) = 1. The RNS representations of B, N and R are in the extended base with the auxiliary base:

$$(b_0, \dots, b_{n-1}, \tilde{b}_0, \dots, \tilde{b}_{n-1}),$$

 $(n_0, \dots, n_{n-1}, \tilde{n}_0, \dots, \tilde{n}_{n-1}),$
 $(r_0, \dots, r_{n-1}, \tilde{r}_0, \dots, \tilde{r}_{n-1}).$

The MRS representation of A and Q are:

$$(a'_0, \dots, a'_{n-1}),$$

 $(q'_0, \dots, q'_{n-1}).$

Note that the algorithm is not symmetric in the two arguments A and B; but as we shall show later, A can also be given in RNS representation, and converted to MRS representation during the algorithm.

Algorithm 1
$$R \leftarrow_{RNS} 0$$

$$For i = 0 \text{ to } n - 1 \text{ do}$$

$$q'_i \leftarrow (r_i + a'_i * b_i)(m_i - n_i)_i^{-1} \mod m_i$$

$$R \leftarrow_{RNS} R +_{RNS} a'_i *_{RNS} B +_{RNS} q'_i *_{RNS} N$$

$$R \leftarrow_{RNS} R \div_{RNS} m_i$$

Since each division by m_i implies that one residue becomes undefined, at the end only the residues of the extended base are defined and represents the value of $R = ABM^{-1} \mod N$. To obtain the final result, we thus apply the same algorithm with A = R, $B = M\tilde{M} \mod N$, where the two RNS-bases are permuted, and thus obtain $R = AB \mod N$.

3.2. Correctness of the Algorithm

Theorem 1 For $A < \frac{m_{n-1}-1}{2} \frac{M}{m_{n-1}}$, B < 2N and $0 \le N < \frac{M}{3 \sup_{i \in \{0, \cdots, n-1\}} (m_i)}$ with N and M relatively prime, Algorithm I computes R such that

$$R \equiv AB(M)^{-1} \mod N$$
, and $R < 2N$.

Proof We assume that N and M are relatively prime. At each step we compute a quotient (MRS) digit $q'_i \leftarrow (r_i +$ $a_i'*b_i)(m_i-n_i)_i^{-1} \mod m_i$, and thus obtain that $R+_{RNS}$ $a_i' *_{RNS} B +_{RNS} q_i' *_{RNS} N$ is a multiple of m_i . Hence division by m_i can be done by multiplying with the inverse modulo m_i for $j \neq i$. From the algorithm we have:

modulo
$$m_j$$
 for $j \neq i$. From the algorithm we have:
$$\frac{a_0'B + q_0'N}{m_0} + a_1'B + q_1'N - \dots + a_{n-2}'B + q_{n-2}'N$$

$$R = \frac{1}{M} \left((a_0' + a_1'm_0 + \dots + a_{n-1}'m_0 \dots m_{n-2}) * B \right)$$

thus.

$$R = \frac{1}{M} \left((a'_0 + a'_1 m_0 + \dots + a'_{n-1} m_0 \dots m_{n-2}) * B + (q'_0 + q'_1 m_0 + \dots + q'_{n-1} m_0 \dots m_{n-2}) * N \right)$$
$$= \frac{1}{M} (A * B + Q * N).$$

As B < 2N we find that R < 3N at each step:

$$R + a'_{i} * B + q'_{i} * N$$

$$\leq 3 N + (m_{i} - 1) 2 N + (m_{i} - 1) N$$

$$\leq 3 m_{i} N.$$

With $A < \frac{m_n-1}{2} \frac{M}{m_{n-1}}$ we further obtain that R < 2N after the last step:

$$R + a'_{n-1} * B + q'_{n-1} * N$$

$$\leq 3 N + (\frac{m_{n-1} - 1}{2} - 1) 2 N + (m_{n-1} - 1) N$$

$$< 2 m_{n-1} N.$$

For use in modular exponentiation it is necessary that the result R can be used as one or both of the operands of a subsequent multiplication. Hence it is necessary that $A < 2N \Rightarrow A < \frac{m_{n-1}-1}{2} \frac{M}{m_{n-1}}$, which is easily seen to be satisfied for $m_{n-1} \geq 2$. But it is also necessary to convert Afrom RNS to MRS representation, which can be performed by the classical conversion algorithm [8]. This algorithm in RNS arithmetic produces the MRS digits $a'_0, a'_1, \dots, a'_{n-1}$ sequentially, and can be overlapped with the remaining computations of Algorithm 1, as we shall show in the next section.

4. Implementation of the Algorithm on a Ring of n Processors

For an RNS computation with n moduli it is customary to use n processors, operating independently and in parallel, without any mutual communication. Here we will map the algorithm onto an interconnected set of n processors forming a ring structure, with processor j communicating some data to processor $(j + 1) \mod n$. Processor j stores various constants and tables related to the modulus m_i , and receives upon initialization n_i and the precomputed value of $(m_i - n_i)^{-1} \mod m_i$ (defining N) and b_i (defining B). The other operand A is input in RNS representation to processor number 0, with components delivered in sequential order: a_0, a_1, \dots, a_{n-1} , one residue for each of the first n algorithm cycles.




Figure 1. Ring of 6 processors

Each processor goes through 3n cycles, processor i starting at cycle j, so that the latency of the complete modular multiplication is 4n - 1, but with a possibility of pipelining with a result every 3n cycles. In the following we will describe the algorithm performed at each processor.

Algorithm 2 THE ALGORITHM ON PROCESSOR i (Loops are empty if upper bound is negative or smaller than lower bound, fx. processor 0 begins at step 4. t represents the time.)

```
0 Initialization: i \leftarrow 0; flag \leftarrow 0; k \leftarrow j
 I for t \leftarrow 0
                               to j-1
                                                   do idle
 2 for t \leftarrow j
                                to 3i - 2
                                if flag = 0 then B else C
 3 for t \leftarrow 3j-1
                                do C
 4 for t \leftarrow 3j
                                do A
 5 for t \leftarrow 3j+1
                                to 2j + n - 1 do D
 6 for t \leftarrow 2j + n
                                do D'
 7 for t \leftarrow 2j + n + 1 to 3j + n
8 for t \leftarrow 3j + n + 1 do C''
                                                    do idle
 9 for t \leftarrow 3j + n + 2 to j + 3n - 2 do
                                if flag = 0 then B else C
10 for t \leftarrow j + 3n - 1 do C
11 for t \leftarrow j + 3n
                                to 4n-2
                                                    do idle
```

The individual tasks of Algorithm 2, A, B, C, C", D, D' are described separately in Figure 2. Task A computes the

```
A: (at this step j = i and k = j)
       Receiving a_i' from processor (j-1) \mod n;
       q'_j \leftarrow ((r_j + a'_j * b_j)(m_j - n_j)_j^{-1}) \mod m_j
Sending the current values a'_j and q'_j
       to processor (j+1) \mod n;
       k \leftarrow k + 1
B: Receiving a'_i and q'_i from processor (j-1) \mod n;
       r_j \longleftarrow (r_j + a_i' * b_j + q_i' * n_j) * (m_i)_i^{-1} \mod m_j
       Sending the current values a'_i and q'_i
       to processor (j+1) \mod n;
       flag \longleftarrow 1
C: \tilde{r}_j \longleftarrow \left(\tilde{r}_j + a_i' * \tilde{b}_j + q_i' * \tilde{n}_j\right) * (m_i)_{\tilde{m}_j}^{-1} \mod \tilde{m}_j
      flag \longleftarrow 0 \ i \longleftarrow i+1
C": \tilde{r}_j \leftarrow (\tilde{r}_j + a_i' * \tilde{b}_j + q_i' * \tilde{n}_j) * (m_i)_{\tilde{m}_i}^{-1} \mod \tilde{m}_j
       i \leftarrow i + 1
D: (at this step k = t - 2j)
       Receiving a'_k from processor (j-1) \mod n;
       a'_k \longleftarrow (a'_k - a'_j) * (m_j)_k^{-1} \mod m_k
       Sending a'_{k-1} to processor (j+1) \mod n;
       k \longleftarrow k + 1
D': (at this step k = n)
       Sending a'_{k-1} to processor (j+1) \mod n;
```

Figure 2. The individual tasks of processor j

value of q_i based on a received value of a_i , and communicates both values to its successor in the ring. Task B computes a new value of the residue r_j at the *i*th step of Algorithm 1 for j > i. The C tasks (C" doesn't change the flag) computes the residue \tilde{r}_j for $j = 0, \ldots, n-1$. Fitted into some otherwise idle cycles are tasks of type D and D', performing the conversion of operand A from RNS to MRS representation. Note that since $a'_0 = a_0$, the first MRS digit is immediately available to the first A-operation, and the following converted values are delayed to become available at the correct time for subsequent A-operations. A and D-operations on processor 0 differ slightly from the rest, as they receive values a_k from the outside, not a preliminary value of an a'_k from a neighbor.

The values of i and flag as functions of j and t can be described by the following table:

Interval	Value of i	Value of flag
$j \le t \le 3j-2$	$\lfloor \frac{t-j}{2} \rfloor$	$(t-j) \bmod 2$
t=3j-1	j-1	0
$3j \le t \le 3j + n$	j	0
t = 3j + n + 1	j+1	0
$3j+n+2 \le t \le j+3n-1$	$\left\lfloor \frac{t-(j+n+2)}{2} \right\rfloor$	$(t-3j-n) \bmod 2$

It is easy to verify that the values of i and flag at step t on processor j are equal to the values of i and flag at step t+1

on processor $(j+1) \mod n$. For k it is found that for t in the range $3j \le t \le 2j + n$ then k = t - 2j. It is easy to verify that the value of k at step t on processor j is equal to the value of k at step t + 2 on processor (j+1) for j < n-1.

step \ processor	0	1	2	3	4	5
	 					<u> </u>
0	Α	ļ				
1	D	В				
22	D	Ċ	В			
3	D	Α	C	В		
4	D	D	В	С	В	
5	D	D	С	В	С	В
6	D'	D	Α	C	В	С
7	C"	D	D	В	С	В
8	В	D,	D	С	В	C
9	C		D	Α	С	В
10	В	C"	D'	D	В	С
11	С	В		D	C	В
12	В	С		D,	Α	С
13	C	В	C"		D	В
14	В	С	В		D'	C
15	C	В	C			Α
16	В	С	В	C"		
17	С	В	С	В		
18		C	В	С		
19			С	В	C"	
20				С	В	
21					C	
22						C"

Table 1. Allocation of tasks on a ring of six processors.

To ease the understanding, Table 1 shows the allocation of tasks to processors for the particular case of 6 processors. The conversion of the value of A from RNS to MRS representation takes place in a triangle of D-tasks, which can be eliminated if A is available in MRS form. But note again that the D tasks are placed in idle slots. The work to be performed in the A, B, C' and D tasks is approximately of the same time complexity, possibly realized by a few table lookup's.

The computations in RNS with n moduli can also be mapped on a set of p processors, where p < n. If p divides n the tables storing the various constants are assigned in a regular way to the processors. Thus the constants related to m_i are stored on processor $j \mod p$.

We parcel out the scheduling in two parts, T and R (Fig. 3). Part T is composed of the tasks from the p = n (Table 1)

Figure 3. Scheduling of the Montgomery algorithm with p processors for $n = 2p \mod (k=2)$

allocation before the computation wraps around to processor 0, part R is then the remaining part of the computation. Assuming $n \mod p = 0$, we define $k = n \operatorname{div} p$. The total scheduling time τ is:

with
$$\tau=T-(2p-2)+R$$
 with
$$T=\frac{3kn+n}{2}+p-2$$
 and
$$R=nk+p+n-k-1,$$
 thus
$$\tau=\frac{5kn+3n}{2}-k-1.$$

The utilization of the processors depends on the values of n and p (c.f. Table 2). The lower bound of the utilization is reached for asymptotic values of p=n, and is 62.5%. The upper bound of 100% is obtained for p=1. But the individual tasks are not quite of the same time complexity, hence some tasks do not fully utilize the time slot.

	p=2	p=5	p=10	p=20
n=20	97.20	89.69	79.44	64.68
n=100	99.41	97.67	94.92	89.84
n=200	99.70	98.82	97.38	94.63

Table 2. Utilization of the processors (in %) during the execution of the algorithm for p processors and n moduli

5. Discussion and Conclusions

Employing a mixed radix representation as a tool in implementing a Montgomery modular multiplication, it has been shown that this algorithm can be realized in residue arithmetic. This way the carry-free arithmetic of the RNS system can be exploited for very large operands, to achieve the same effect as a high-radix implementation in ordinary but redundant radix representations. But none of the simplifications presented for high radix representations in [5] seem applicable when employing RNS arithmetic. Also, we can not claim that our method is superior to a similarly pipelined

implementation of a more ordinary high-radix implementation, as we do not have such a design available for comparison.

Each processor in the proposed ring structure is supposed to be capable of performing addition and multiplication modulo one of the basic moduli of the RNS system. The various tasks to be performed all consists of a few such modular operations, using moderately sized moduli, and hence we may assume these take constant time, thus defining our unit of time. For realizing these operations simple and fast (possibly by table look-up), the moduli should be chosen to be 9 to 10 bits wide, implying the need for n to be in the order of 80, to be able to satisfy the security requirements of cryptographic applications.

Alternatively, time multiplexing a smaller number of processors can be used to reduce the hardware complexity. It is fairly simple to map the algorithm onto p processors, where p < n and p divides n. Even a single processor will do, in this case the timing becomes $\mathcal{O}(n^2)$, but allows cryptographic algorithms to be realized on very simple processors, like on "smart-cards".

Acknowledgment

The third author would like to thank Université de Provence for supporting his visit to Marseilles, during which this paper was prepared.

References

- E. Brickell. A survey of hardware implementations for RSA.
 In G. Brassard, editor, Advances in Cryptology-CRYPTO '89, 1990.
- [2] A. Fiat and A. Shamir. How to Prove Yourself: Practical Solutions to Identification and Signature Problems. In Proceedings of Crypto '86, volume LNCS 263, pages 186–194. Springer Verlag, 1986.
- [3] P. Kornerup. High-radix modular multiplication for cryptosystem. In Proc. of the 11th IEEE Symposium on Computer Arithmetic, Windsor, Canada. IEEE Computer Society Press, 1993.
- [4] P. Montgomery. Modular multiplication without trial division. *Mathematics of Computation*, 44(170):519–521, 1985.
- [5] H. Orup. Simplifying Quotient Determination in High-Radix Modular Multiplication. In Proc. of the 12th Symposium on

- Computer Arithmetic, Bath, England. IEEE Computer Society Press, 1995.
- [6] R. Rivest, A. Shamir, and L. Adleman. A method for obtaining digital signatures and public-key cryptosystems. *Comm. ACM*, 21(2):120–126, Feb. 1978.
- [7] M. Shand and J. Vuillemin. Fast implementation of RSA cryptography. In Proc. of the 11th Symposium on Computer Arithmetic, Windsor Canada. IEEE Computer Society Press, 1993.
- [8] N. Szabo and R. Tanaka. Residue Arithmetic and its Applications to Computer Technology. McGraw-Hill, 1967.
- [9] N. Takagi. A modular multiplication algorithm with triangle additions. In Proc. of the 11th Symposium on Computer Arithmetic, Windsor, Canada, page 272. IEEE Computer Society Press, 1993.
- [10] F. Taylor. Residue Arithmetic: A tutorial with examples. IEEE Computer Magazine, May 1984.
- [11] C. Walter. Systolic modular multiplication. *IEEE Transactions on Computers*, 42(3):376, Mar. 1993.