HIGH-SPEED ZERO-SUM DETECTION
Arnold Weinberger
P.O. Box 390
International Business Machines Corporation
Poughkeepsie, New York 12602

SUMMARY

A common requirement accompanying high-speed parallel addition is the early detection that the sum is equal to zero. Normally, this condition is detected from the sum, generally at least two logic gate levels after the sum.

This paper derives expressions for detecting a zero-sum condition concurrently with or even earlier than the determination of the sum digits proper. As a result, a branch operation based on detecting a zero-sum can be executed earlier.

For example, a zero-sum condition, labeled ZEROS, during addition of two n-bit binary numbers A and B, can be expressed by:

\[
\text{ZEROS} = H_n \cdot G_1 \cdot P_1 \cdot \ldots \cdot H_{n-2} \cdot P_{n-1} \cdot H_{n-1} - C_{\text{in}}
\]

where \( H_i, G_i, \) and \( P_i \) are the individual bit position functions:

\[
H_i = A_i \cdot B_i \quad \text{for } i = 0, \ldots, n-1;
G_i = A_i + B_i \quad \text{high-to-low-order bit positions}
\]

\[
P_i = A_i \cdot B_i \quad \text{positions}
\]

and \( C_{\text{in}} \) = input carry to the adder

Other expressions for ZEROS are derived that make use of the output carry \( C_0 \) or a carry from an intermediate bit position \( C_k \).
Zero-sum detection is also extended to higher radices, notably decimal.

Similar expressions are also derived for detecting a binary sum of all 1's and generalized to a sum with diminished-radix digits.

INTRODUCTION

High-speed addition is usually accompanied by high-speed detection of certain sum conditions that critically determine the timing of the execution of the next operation. One of these conditions is that the sum digits or a string of consecutive sum digits are zero.

A zero-sum condition can be detected directly from the adder inputs without first generating the sum digits. In general, a string of consecutive zero-sum digits can be shown to be a simple function of the corresponding addend and augend input digits and the input carry to the string. If the string includes all sum digits, or the low-order truncated portion of the sum, the input carry is generally available concurrently with the input digits, so that the zero-sum condition can be detected in the earliest possible manner. The expressions derived here are more general and economical than one described earlier.

Alternative expressions for zero-sum detection make use of the fast carry network, that accompanies high-speed addition. The output carry and some intermediate carries from a fast carry network are generally also available prior to the sum, so that zero-sum detection can be achieved earlier than from the sum digits, yet with greater economy. The use of the output carry or some intermediate carry for zero-sum detection is restricted to binary.

The expressions for zero-sum detection will be derived first for a 32-bit adder, then extended to n-digit adders of higher integer radices, with special emphasis on binary-coded decimal.

The methods of deriving expressions for zero-sum detection are also applied to the detection of a string of 1's in a binary sum. This is similarly extended to detecting a string of diminished-radix sum digits for higher radices, with special emphasis to detecting a string of nines for decimal.

ZERO-SUM DETECTION OF A 32-BIT SUM

Let \( A = (A_0, A_1, \ldots, A_{31}) = \text{addend of a 32-bit adder} \)
\( B = (B_0, B_1, \ldots, B_{31}) = \text{augend} \)

where the subscripts refer to the bit positions, 0-31, high-to-low order, respectively.

The following functions of individual bit positions will be used in the description:

\[
H_k = A_k \cdot B_k = \overline{A_k} \cdot B_k + A_k \cdot \overline{B_k} = \text{half-sum of position } k
\]

\[
G_k = A_k + B_k = \text{carry generate of bit position } k
\]

\[
P_k = A_k + B_k = \text{carry propagate of bit position } k
\]

It follows that:

\[
H_k = P_k \cdot G_k \quad \overline{H_k} = \overline{P_k} + G_k
\]

\[
G_k = \overline{H_k} \cdot \overline{P_k} \quad \overline{G_k} = H_k + \overline{P_k}
\]

\[
P_k = H_k + G_k \quad \overline{P_k} = \overline{H_k} \cdot \overline{G_k}
\]

In addition, an input carry, \( C_{\text{in}} \), is included among the inputs.

The conditions for generating a sum of all zeros are enumerated in Eq. (1). In words, a zero-sum labeled ZEROS is present if one of the three conditions is satisfied:

1. All inputs are zeros (\( P \) and \( C_{\text{in}} \)).
2. In one and only one bit position both addend and augend are 1 (G), producing a carry. At the same time, the trailing bit positions produce \( F \), \( C_{in} = 0 \), and the leading bit positions produce \( H \) to propagate the generated carry through them and leaving zeros in its wake.

\[ \text{ZEROS} = F_0 \cdot F_1 \cdot F_2 \cdot \ldots \cdot F_{31} \cdot C_{in} + G_0 \cdot F_1 \cdot F_2 \cdot \ldots \cdot F_{31} \cdot C_{in} + H_0 \cdot H_1 \cdot H_2 \cdot \ldots \cdot G_{31} \cdot C_{in} + H_0 \cdot H_1 \cdot H_2 \cdot \ldots \cdot H_{31} \cdot C_{in} \]  

The first two terms of Eq. (1) are combined to yield Eq. (2) since \((F_0 + G_0) = H_0\).

\[ \text{ZEROS} = H_0 \cdot F_1 \cdot F_2 \cdot \ldots \cdot F_{31} \cdot C_{in} + H_0 \cdot G_1 \cdot F_2 \cdot \ldots \cdot F_{31} \cdot C_{in} + H_0 \cdot H_1 \cdot H_2 \cdot \ldots \cdot G_{31} \cdot C_{in} + H_0 \cdot H_1 \cdot H_2 \cdot \ldots \cdot H_{31} \cdot C_{in} \]  

The first two terms of Eq. (2) are combined to yield Eq. (3), noting that \(H_0 \cdot H_0 = G_1 \cdot F_1 = 0\).

\[ \text{ZEROS} = (H_0 + G_1) \cdot (H_0 + F_1) \cdot F_2 \cdot \ldots \cdot F_{31} \cdot C_{in} + H_0 \cdot H_1 \cdot G_2 \cdot \ldots \cdot F_{31} \cdot C_{in} + H_0 \cdot H_1 \cdot H_2 \cdot \ldots \cdot G_{31} \cdot C_{in} + H_0 \cdot H_1 \cdot H_2 \cdot \ldots \cdot H_{31} \cdot C_{in} \]  

The process of combining the first two terms is repeated until only one single term remains, as shown in Eq. (4).

\[ \text{ZEROS} = (H_0 + G_1 + \ldots + G_{31} + C_{in}) \cdot (H_0 + F_1) \cdot (H_1 + F_2) \cdot \ldots \cdot (H_{30} + F_{31}) \cdot (H_{31} + C_{in}) \]  

The iteration can be proved by induction by showing that

\[ (H_0 + G_1 + \ldots + G_k + G_{k+1}) \cdot (H_0 + F_1) \cdot \ldots \cdot (H_{k-1} + F_k) \cdot (H_k + F_{k+1}) = (H_0 + G_1 + \ldots + G_k) \cdot (H_0 + F_1) \cdot \ldots \cdot (H_{k-1} + F_k) \cdot F_{k+1} + H_0 \cdot H_1 \cdot H_2 \cdot \ldots \cdot H_k \cdot G_{k+1} \]  

Eq. (5) is proved by expanding the left side to:

\[ (H_0 + G_1 + \ldots + G_k) \cdot (H_0 + F_1) \cdot \ldots \cdot (H_{k-1} + F_k) \cdot H_k \]  

\[ + (H_0 + G_1) \cdot (H_0 + F_1) \cdot \ldots \cdot (H_{k-1} + F_k) \cdot F_{k+1} + (H_0 + G_1) \cdot \ldots \cdot (H_{k-1} + F_k) \cdot H_k + (H_0 + G_1) \cdot \ldots \cdot (H_{k-1} + F_k) \cdot F_{k+1} + (H_0 + G_1) \cdot \ldots \cdot (H_{k-1} + F_k) \cdot H_k \]

The first term of the expansion is equal to 0, as shown by multiplying through, as follows:

\[ (H_0 + G_1 + \ldots + G_k) \cdot (H_0 + F_1) \cdot \ldots \cdot (H_{k-1} + F_k) \cdot H_k \]  

\[ = (H_0 + F_1) \cdot \ldots \cdot (H_{k-1} + F_k) \cdot H_k \]  

\[ \text{since } F_1 \cdot H_1 = 0 \]

\[ = 0 \text{ since } G_1 \cdot H_1 = H_0 \cdot H_0 = 0 \]

The second term of the expansion corresponds to the first term of the right side of Eq. (5). The third term of the expansion reduces to the second term of the right side of Eq. (5), as follows:

\[ G_{k+1} \cdot (H_0 + F_1) \cdot \ldots \cdot (H_{k-1} + F_k) \cdot H_k \]

\[ = G_{k+1} \cdot \ldots \cdot (H_{k-1} + H_k) \]

\[ \text{since } F_1 \cdot H_1 = 0 \]

The fourth term of the expansion is also equal to 0 since

\[ G_{k+1} \cdot F_{k+1} = 0 \]

Eq. (5) also applies to the last iteration where

\[ F_{k+1} = C_{in} \text{ and } G_{k+1} = C_{in} \]

Q.E.D.

An alternate implementation makes use of the output carry of the adder, \( C_{out} \), to replace the expression, \((G_1 + \ldots + G_{31} + C_{in})\). The output carry can be generated early, i.e., prior to the sum, so that ZEROS is available concurrently with or earlier than the sum.

The alternate equation is:

\[ \text{ZEROS} = (C_{out} + F_0) \cdot (H_0 + F_1) \cdot \ldots \cdot (H_{30} + F_{31}) \cdot (H_{31} + C_{in}) \]  

It is derived as follows: \( C_{out} \) can be expressed as in Eq. (7).

\[ C_{out} = G_0 + H_0 \cdot G_1 \]

\[ \ldots \]

\[ + H_0 \cdot H_1 \ldots \cdot G_{31} + H_0 \cdot H_1 \ldots \cdot H_{31} \cdot C_{in} \]

Eq. (7) is now substituted for each \( G_k \) in Eq. (1) to yield Eq. (8). For each substitution of a \( G_k \) with a \( C_{out} \), only the corresponding

\[ \text{ZEROS} = F_0 \cdot F_1 \cdot F_2 \cdot \ldots \cdot F_{31} \cdot C_{in} + C_{out} \cdot F_1 \cdot F_2 \cdot \ldots \cdot F_{31} \cdot C_{in} + H_0 \cdot C_{out} \cdot F_2 \cdot \ldots \cdot F_{31} \cdot C_{in} + H_0 \cdot H_1 \cdot H_2 \ldots \cdot C_{out} \cdot C_{in} + H_0 \cdot H_1 \cdot H_2 \ldots \cdot H_{31} \cdot C_{out} \]  

term in Eq. (7) (i.e., the term containing
EXTENSION TO RADICES $\geq 2$

The zero-sum detect method can be generalized to radices $\geq 2$. It is particularly useful for decimal.

Let \( r = \) integer radix $\geq 2$
\( A = (A_0, \ldots, A_{n-1}) = \) addend of an n-digit adder
\( B = (B_0, \ldots, B_{n-1}) = \) augend
\( C_{in} = \) input carry to adder

where the subscripts, 0 through n-1, refer to digit positions high-to-low-order, respectively.

The following functions of a digit position, \( k \), will be used:

\[
(k)_{r-1} = \text{the normalized algebraic sum, } A_k + B_k, \text{ of digit position } k \text{ equals to } r-1 \text{ (the weight of digit position } k \text{ is normalized to } r=1) \\
(k)_r = \text{the normalized algebraic sum, } A_k + B_k, \text{ of digit position } k \text{ equals to } r. \\
(k)_0 = \text{the normalized algebraic sum, } A_k + B_k, \text{ of digit position } k \text{ equals to } 0.
\]

For binary (\( r=2 \)), the functions \((k)_{r-1}, (k)_r, \) and \((k)_0\) correspond to \( H_k, G_k, \bar{F}_k \), respectively.

The conditions for generating a sum of all zeros are enumerated in Eq. (14).

\[
\text{ZEROS} = (0)^1(1)^r(2)^r \ldots \ldots (n-1)^{n-1} C_{in} \\
+ (0)^1(1)^0(2)^0 \ldots \ldots (n-1)^{n-1} C_{in} \\
+ (0)_{r-1}^1(1)^r(2)^r \ldots \ldots (n-1)^{n-1} C_{in} \\
+ (0)_{r-1}^1(1)^0(2)^0 \ldots \ldots (n-1)^{n-1} C_{in} \\
\]

In words, the zero-sum labeled ZEROS is generated if one of the three conditions is satisfied:

1. The algebraic sum of each addend/ augend pair is 0 and \( C_{in} = 0 \).
2. The normalized algebraic sum of one and only one addend/augend pair is \( r \) that generates a carry in the respective digit position. In each trailing digit position, the addend/augend pair produces a normalized algebraic sum of 0 and \( C_{in} = 0 \). In each leading digit position, the addend/augend pair produces a normalized algebraic sum of \( r-1 \) that permits the generated carry to pass through leaving 0’s in its wake.
3. \( C_{in} = 1 \) which produces a carry. In each digit position the addend/augend pair produces a normalized algebraic sum of \( r-1 \) that permits the generated carry to pass through leaving 0’s in its wake.

The first two terms of Eq. (14) are combined to yield Eq. (15).
The first term of the expansion is shown to be equal to 0, as follows:

\[
[(0)_{r},r+(1)_{r},\ldots+(k)_{r}]\cdot[(0)_{r-1}+(1)_{r}]\ldots
\]
\[
[(k-1)_{r},r-1+(k)_{r}]\cdot[(k)_{r-1}]
\]
\[
= [(0)_{r},r+(1)_{r},\ldots+(k)_{r}]\cdot[(0)_{r-1}+(1)_{r}]\ldots
\]
\[
[(k-1)_{r},r-1+(k)_{r}]\cdot[(k)_{r-1}]
\]
\[
= 0 \text{ since } (0)_{r},r\cdot(0)_{r-1}=
\]
\[
(i)_{r}\cdot(i)_{r-1}=0
\]

The second term of the expansion corresponds to the first term of the right side of Eq. (18). The third term of the expansion reduces to the second term of the right side of Eq. (18), as follows:

\[
(k+1)_{r}\cdot[(0)_{r-1}+(1)_{r}]\ldots[(k-1)_{r},r-1+(k)_{r}]\cdot
\]
\[
[(k)_{r-1}]
\]
\[
= (k+1)_{r}\cdot[\
\]
\[
\ldots \cdot[(k)_{r-1}+(k)_{r}]\cdot
\]
\[
(k+1)_{r}\cdot(0)_{r-1}\ldots\cdot[(k-1)_{r},r-1+(k)_{r}]\cdot
\]
\[
(k)_{r-1}
\]
\[
\text{since } (i)_{r}\cdot(i)_{r-1}=0
\]

The fourth term of the expansion is also equal to 0, since \((k+1)_{r}\cdot(k+1)_{r}=0\).

Eq. (18) also applies to the last iteration where \((k+1)_{r}\cdot C_{ln} \text{ and } (k+1)_{r} \equiv C_{in}. \text{ Q.E.D.}

The alternate interpretation that makes use of the output carry, \textproc{Cout}, to replace the expression:

\[
[(0)_{r},r+1]_{r}\ldots+(n-1)_{r}+C_{in}
\]

is not applicable to \(r>2\). The reason is apparent from Eq. (19). For \(r=2\), \((k)_{r} = (k)_{r}\), while for \(r>2\), \((k)_{r} \neq (k)_{r}\). \(\textproc{Cout} = (0)_{r}\cdot r \equiv r\)

\[
+ (0)_{r-1} \cdot (1)_{r-1} \ldots (n-1)_{r}
\]

\[
+ (0)_{r-1} \cdot (1)_{r-1} \ldots (n-1)_{r} \cdot C_{in}
\]

Note that \((k)_{r} \equiv r\) means that the normalized algebraic sum, \((A_{k}+B_{k})\), is equal to or larger than \(r\) with a maximum possible value of \((r-1)\).

**ZERO-SUM DETECT OF AN n-DIGIT DECIMAL SUM**

For decimal \(r=10\), Eq. (17) becomes:

\[
\textproc{Zeros} = [(0)_{0},10\cdot(1)_{0}\ldots+(n-1)_{0}+C_{in}]
\]
\[
+ [(0)_{g}+(1)_{g}\ldots+(n-2)_{g}+(n-1)_{g}] \cdot
\]
\[
[(n-1)_{g}+C_{in}]
\]
\[
\text{Eq. (20)}
\]
Let \((A_9, A_4, A_2, A_1)\) and \((B_8, B_4, B_2, B_1)\) be the BCD (binary-coded decimal) representation of the decimal addend and augend, respectively. The subscripts \(8, 4, 2,\) and \(1\) refer to the weight of the respective bits of the decimal digit.

Then,
\[
\begin{align*}
(k)_0 &= (A_9 \cdot B_8) \cdot (A_4 \cdot B_4) \cdot (A_2 \cdot B_2) \cdot (A_1 \cdot B_1) \\
(k)_g &= [(A_9 \cdot B_8) \cdot (A_4 \cdot B_4) + (A_4 \cdot B_4)] \cdot (A_2 \cdot B_2) \\
&+ (A_4 \cdot B_4) \cdot (A_2 \cdot B_2) \cdot (A_1 \cdot B_1) \\
(k)_{10} &= [(A_9 \cdot B_8) \cdot (A_4 \cdot B_4) \cdot (A_4 \cdot B_4)] \cdot (A_2 \cdot B_2) \\
&+ (A_4 \cdot B_4) \cdot (A_2 \cdot B_2) \cdot (A_1 \cdot B_1) \\
&+ [(A_9 \cdot B_8) \cdot (A_4 \cdot B_4) + (A_4 \cdot B_4)] \\
&\cdot (A_2 \cdot B_2) \cdot (A_1 \cdot B_1)
\end{align*}
\]  

Eqs. (21), (22), and (23) are the individual digit functions that are readily derived from a truth table. It is assumed that an input digit has a range of values \(0-9\) while values \(10-15\) are don't-care conditions.

**DETECTION OF A SUM WITH DIMINISHED-RADIX DIGITS**

The methods of deriving expressions for zero-sum detection are now applied to deriving comparable expressions for detecting a sum with diminished-radix digits (digits of radix-less-one). For binary it means detecting a string of ones, for decimal a string of nines, etc.

The corresponding equations will be numbered identically to the equations for zero-sum detection with the letter \(A\) appended.

Again, we begin with a 32-bit adder. The conditions for generating a sum are enumerated in Eq. (1A). In words, a sum of all ones labeled ONES is present if one of the three conditions is satisfied:

1. All inputs are ones (\(G\) and \(C_{in}\)) so that every bit position generates and accepts a carry to produce a sum equal to one.
2. In one and only one bit position are both addend and augend equal to zero (\(F\)) converting a carry into this bit position into a sum bit equal to one and precluding a carry from this bit position. At the same time, the trailing bit position inputs as well as the input carry are all ones, so that they produce trailing sum bits of ones and a carry into the bit position of condition \(P\). Also, each of the leading bit positions produces a half-sum \(H\) that becomes a sum bit of one in the absence of a carry.
3. All bit positions produce \(H\) and \(C_{in}=0\) so that no carries are produced and sums remain one.

\[
\begin{align*}
\text{ONES} &= G_0 \cdot G_2 \cdot \ldots \cdot G_{31} \cdot C_{in} \\
&+ F_0 \cdot G_2 \cdot \ldots \cdot G_{31} \cdot C_{in} \\
&+ H_0 \cdot F_2 \cdot \ldots \cdot G_{31} \cdot C_{in} \\
&+ H_0 \cdot H_1 \cdot H_2 \cdot \ldots \cdot F_{31} \cdot C_{in} \\
&+ H_0 \cdot H_1 \cdot H_2 \cdot \ldots \cdot H_{31} \cdot C_{in}
\end{align*}
\]

The first two terms of Eq. (1A) are combined to yield Eq. (2A), since \((G_0 + F_0) = H_0\)

\[
\begin{align*}
\text{ONES} &= H_0 \cdot G_2 \cdot \ldots \cdot G_{31} \cdot C_{in} \\
&+ H_0 \cdot F_2 \cdot \ldots \cdot G_{31} \cdot C_{in} \\
&+ H_0 \cdot H_1 \cdot H_2 \cdot \ldots \cdot F_{31} \cdot C_{in} \\
&+ H_0 \cdot H_1 \cdot H_2 \cdot \ldots \cdot H_{31} \cdot C_{in}
\end{align*}
\]

The first two terms of Eq. (2A) are combined to yield Eq. (3A), noting that \(H_0 \cdot H_0 \cdot F_1 \cdot G_1 = 0\).

\[
\begin{align*}
\text{ONES} &= (F_0 + F_1) \cdot (H_0 + G_1) \cdot G_2 \cdot \ldots \cdot G_{31} \cdot C_{in} \\
&+ H_0 \cdot H_1 \cdot F_2 \cdot \ldots \cdot G_{31} \cdot C_{in} \\
&+ H_0 \cdot H_1 \cdot H_2 \cdot \ldots \cdot F_{31} \cdot C_{in} \\
&+ H_0 \cdot H_1 \cdot H_2 \cdot \ldots \cdot H_{31} \cdot C_{in}
\end{align*}
\]

The process of combining the first two terms is repeated until only a single term remains, as shown in Eq. (4A).

\[
\begin{align*}
\text{ONES} &= (H_0 + F_1 + \ldots + F_{31} + C_{in}) \cdot (H_0 + G_1) \cdot \ldots \cdot (H_30 + G_31) \cdot (H_{31} + C_{in})
\end{align*}
\]

The iteration can be proved by induction by showing that

\[
\begin{align*}
&H_0 + F_1 + \ldots + F_{k+1} \cdot (H_0 + G_1) \cdot \ldots \cdot (H_{k-1} + G_k) \\
&\cdot (H_k + G_{k+1}) = (H_0 + F_1 + \ldots + F_k) \cdot (H_0 + G_1) \cdot \ldots \cdot (H_{k-1} + G_k) \\
&\cdot (H_k + G_{k+1}) + H_0 \cdot \ldots \cdot H_k \cdot F_{k+1}
\end{align*}
\]

Eq. (5A) is proved in a manner similar to Eq. (5). Eq. (5A) also applies to the last iteration where \(F_{k+1} = C_{in}\) and \(G_{k+1} = C_{in}\), Q.E.D.

An alternate implementation makes use of the output carry of the adder, \(C_{out}\), to replace the expression,

\[
(F_1 + \ldots + F_{31} + C_{in})
\]

The output carry can be generated early, i.e., prior to the sum, so that ONES is available concurrently with or earlier than the sum. The alternate equation is:

\[
\begin{align*}
\text{ONES} &= (C_{out} + G_0) \cdot (H_0 + G_1) \cdot \ldots \cdot (H_30 + G_{31}) \cdot (H_{31} + C_{in})
\end{align*}
\]
It is derived as follows: \( \overline{c}_{\text{out}}\) can be expressed as in Eq. (7A).

\[
\overline{c}_{\text{out}} = F_0
+ H_0 \cdot F_1
+ \cdots
+ H_0 \cdot H_1 \cdot \cdots \cdot \overline{F}_{31}
+ H_0 \cdot H_1 \cdot \cdots \cdot \overline{H}_{31} \cdot \overline{c}_{\text{in}}
\]

Eq. (7A) is now substituted for each \( F \) in Eq. (1A) to yield Eq. (8A). For each substitution of a \( F_k \) with \( \overline{c}_{\text{out}} \) only the corresponding term in Eq. (7A), (i.e., the term containing \( F_k \)) is relevant; the other terms drop out because \( H_k, F_k, \) and \( G_k \) are mutually exclusive.

Eq. (8A) is now reduced iteratively by combining the first two terms.

\[
\begin{align*}
\text{ONES} & = (\overline{c}_{\text{out}} + G_0) \cdot G_1 \cdot G_2 \cdot \cdots \cdot G_{31} \cdot \overline{c}_{\text{in}} \\
& + H_0 \cdot \overline{c}_{\text{out}} \cdot G_2 \cdot \cdots \cdot G_{31} \cdot \overline{c}_{\text{in}} \\
& + \cdots \\
& + H_0 \cdot H_1 \cdot H_2 \cdot \cdots \cdot \overline{c}_{\text{out}} \cdot \overline{c}_{\text{in}} \\
& + H_0 \cdot H_1 \cdot H_2 \cdot \cdots \cdot \overline{H}_{31} \cdot \overline{c}_{\text{out}}
\end{align*}
\]

(8A)

The first two reductions are obvious. The remaining iterations can be proved by induction by showing that:

\[
\begin{align*}
(\overline{c}_{\text{out}} + G_0) \cdot (H_0 + G_1) \cdot \cdots \cdot (H_{k-1} + G_k) \cdot (H_k + G_{k+1})
& = (\overline{c}_{\text{out}} + G_0) \cdot (H_0 + G_1) \cdot \cdots \cdot (H_{k-1} + G_k) \cdot (H_k + G_{k+1}) \\
& + H_0 \cdot H_1 \cdot \cdots \cdot H_k \cdot \overline{c}_{\text{out}}
\end{align*}
\]

(10A)

The left side of Eq. (10A) is expanded to:

\[
\begin{align*}
(\overline{c}_{\text{out}} + G_0) \cdot (H_0 + G_1) \cdot \cdots \cdot (H_{k-1} + G_k) \cdot (H_k + G_{k+1})
+ \cdots
\end{align*}
\]

(10A)

The first term of the expansion corresponds to the first term of the right side of Eq. (10A). The second term of the expansion is multiplied out to yield the second term of the right side of Eq. (10A), since \( G_k \cdot H_k = 0 \). Again, for the last iteration, \( G_{32} = 0 \). Q.E.D.

Since \( \overline{c}_{\text{out}} \) includes \( F_0 \) as a term according to Eq. (7A),

\[
(\overline{c}_{\text{out}} + G_0) = (\overline{c}_{\text{out}} + F_0 + G_0) = (\overline{c}_{\text{out}} + H_0)
\]

so that

\[
\text{ONES} = (\overline{c}_{\text{out}} + H_0) \cdot (H_0 + G_1) \cdot \cdots \\
(H_{30} + G_{31}) \cdot (H_{31} + \overline{c}_{\text{in}})
\]

(11A)

or

\[
\text{ONES} = \overline{F}_0 \cdot (H_0 + G_1) \cdot \cdots \\
\cdots \\
\overline{F}_{k-1} \cdot \overline{F}_k \cdot \overline{H}_k \cdot \overline{H}_{k+1} \cdot \overline{H}_{k+2} \cdot \cdots \\
(H_{30} + G_{31}) \cdot (H_{31} + \overline{c}_{\text{in}})
\]

(12A)

ONES may also be expressed as a function of some intermediate carry, \( C_k \), as follows:

\[
\text{ONES} = (\overline{F}_0 + F_1 + \cdots + F_{k-1} + \overline{F}_k) \cdot (H_0 + G_1) \\
\cdots \cdot (H_{30} + G_{31}) \cdot (H_{31} + \overline{c}_{\text{in}})
\]

(13A)

The proof is similar to those for Eqs. (4A), and (11A).

The method for detecting a sum of all ones is now generalized to integer radices \( \geq 2 \). The corresponding condition is for each sum digit to be equal to radix-less-one when normalized to the lowest integer position (radix \( 0 = 1 \)).

The following functions of a digit position, will be used:

\[
(k)_2(r-1) = \text{the normalized algebraic sum,} \quad (A_k + B_k), \quad \text{is equal to} \ 2(r-1)
\]

\[
(k)_{r-2} = \text{the normalized algebraic sum,} \quad (A_k + B_k), \quad \text{is equal to} \ r-2
\]

\[
(k)_{r-1} = \text{the normalized algebraic sum,} \quad (A_k + B_k), \quad \text{is equal to} \ r-1
\]

For binary \( (r=2) \), the functions \((k)_2(r-1)\), \((k)_{r-2}\), and \((k)_{r-1}\) correspond to \( G_k, F_k, H_k \), respectively.

The conditions for generating a sum of diminished-radix digits are enumerated in Eq. (14A). The function will be referred to as \( \text{DRD} \).

\[
\text{DRD} = (0)_{2(r-1)} \cdot (1)_{2(r-1)} \cdot (2)_{2(r-1)} \\
\cdots \cdot \overline{c}_{\text{in}}
\]

(14A)

In words \( \text{DRD} \) is generated if one of the three conditions is satisfied:

1. In each digit position, the normalized algebraic sum \( (A_k + B_k) \) is \( 2(r-1) \) and \( \overline{c}_{\text{in}} = 1 \).
Each digit position generates a carry with a remainder of r-2 which combined with the carry entering the digit produces a final sum of r-1.

2. The normalized algebraic sum in one and only one digit position (A_k+B_k) is r-2.
   In each trailing digit position (i<k) the normalized algebraic sum is 2(r-1) that produces a carry: C_in=1; and in each leading digit position (k<i) the normalized algebraic sum is r-1. Therefore, the respective carry that enters a trailing digit position as well as the digit position k produces a sum digit of r-1. Since no carry is generated in digit position k, the leading digit positions retain sums of r-1.

3. C_in is 0 and the normalized algebraic sum in each digit position (A_k+B_k) is r-1.

The first two terms of Eq. (14A) are combined to yield Eq. (15A).

\[
\text{DRD} = ((0)2(r-1)+(0)r-2)\cdot(1)2(r-1)\cdot(2)2(r-1) \ldots \cdot(n-1)2(r-1)\cdot C_{in} \\
+ (0)r-1(1)r-2(2)2(r-1) \ldots \cdot(n-1)2(r-1)\cdot C_{in} \\
+ (0)r-1(1)r-1(2)r-1 \ldots \cdot(n-1)r-1\cdot C_{in} \\
= (0)r-1(1)r-1(2)r-1 \ldots \cdot(n-1)r-1\cdot C_{in} \\
\]  

The first two terms of Eq. (15A) are combined to yield Eq. (16A) noting that

\[
[(0)2(r-1)+(0)r-2] \cdot[(0)r-1(1)r-2(1)2(r-1)]=0 \\
\text{DRD} = [(0)2(r-1)+(0)r-2(1)2(r-1) \ldots \cdot(n-1)2(r-1)\cdot C_{in} \\
+ (0)r-1(1)r-1(2)r-1 \ldots \cdot(n-1)r-1\cdot C_{in} \\
+ (0)r-1(1)r-1(2)r-1 \ldots \cdot(n-1)r-1\cdot C_{in} \\
= (0)r-1(1)r-1(2)r-1 \ldots \cdot(n-1)r-1\cdot C_{in} \\
\]

The iteration can be proved by induction by showing that:

\[
[(0)2(r-1)+(0)r-2 \ldots+(k)r-2+(k+1)r-2] \\
= [(0)r-1(1)r-1 \ldots] \\
= [(k-1)r-1+(k+1)r-2] \\
= [(0)2(r-1)+(0)r-2 \ldots+(k)r-2] \\
= [(0)r-1(1)r-1 \ldots] \\
= [(k-1)r-1+(k+1)r-2] \\
= [(0)r-1(1)r-1 \ldots] \ldots \cdot(k)r-1\cdot C_{in} \\
\]

The proof is similar to that for Eq. (18).

Eq. (18A) also applies to the last iteration where \((n)r-2\cdot C_{in}\) and \((n)2(r-1)\cdot C_{in}\).

Q.E.D.

The alternate implementation that makes use of the output carry, \(C_{out}\), to replace the expression,

\[
[(0)r-2 \ldots+(n-1)r-2 \cdot C_{in}] \\
\]

is not applicable to r-2. The reason is apparent from Eq. (19A). For r=2, \(k<r-1=1\) while for r>2, \(k<r-1=1\) and \(k=r-2\).

\[
C_{out} = (0)(r-1) \ldots \cdot(n-1)(r-1) \ldots \cdot(n-1)r-1\cdot C_{in} \\
\]

The process of combining the first two terms is repeated until only a single term remains, as shown in Eq. (17A).

\[
\text{DRD} = [(0)2(r-1)+(0)r-2 \ldots+(n-1)r-2 \cdot C_{in}] \\
= [(0)r-1(1)r-1 \ldots] \\
= [(n-2)r-1(1)r-1 \ldots] \\
= [(n-1)r-1+C_{in}] \\
\]

The NINES \((n)r-1(1)\) becomes:

\[
\text{NINES} = [(0)18+(0)g \ldots+(n-1)g \cdot C_{in}] \\
= [(0)g+(1)g \ldots+(n-2)g+(n-1)g] \\
= [(n-1)g+C_{in}] \\
\]

Let \((A_9, A_4, A_2, A_1)\) and \((B_9, B_4, B_2, B_1)\) be the BCD (binary-coded decimal) representation of the decimal addend and augend digits respectively. The subscripts \((8,4,2,1)\) refer to the weight of the respective bits comprising a decimal digit.

Then,

\[
(k)g = [[(A_9 \cdot B_9) \cdot (A_4 \cdot B_4)] \\
= [(A_2 \cdot B_2) + (A_4 \cdot B_4) \cdot (A_2 \cdot B_2)] \\
\]

206
(k)₈ = \{(A⼄B₂)∗(⼯₂∗⼄₂)−(A₄∗B₂)\}

\cdot(⼯₂∗⼄₂)+(A₄∗B₄)∗(⼯₂∗B₂)∗(⼯₁∗⼄₁)

\cdot (A₈∗⼄₈)∗(A₄∗B₄)∗(A₂∗B₂)∗(A₁∗B₁) \quad (22A)

(k)₈ = (A₈∗⼄₈)∗(A₄∗B₄) \quad (23A)

Eqs. (21A), (22A), and (23A) are the individual digit functions that are readily derived from a truth table.

References

