APPLICATION OF THE RESIDUE NUMBER SYSTEM TO COMPUTER PROCESSING OF DIGITAL SIGNALS

G. A. Jullien and W. C. Miller

Department of Electrical Engineering
University of Windsor
Windsor, Ontario, Canada, N9B 3P4

ABSTRACT

The residue number system offers parallel processing, digital hardware, implementations for the binary operations of addition, subtraction and multiplication. This paper discusses the use of the residue number system in implementing digital signal processing functions, in which these binary operations abound. The paper covers implementations using arrays of read only memories, and briefly discusses the use of parallel microprocessor structures. ROM array implementations of scaling operations are also presented.

\[ x_i = X \text{ Modulo } m_i \text{ or } x_i = \left\lfloor X \right\rfloor_{m_i} \]

The \( \{ m_i \} \) are relatively prime and yield a number range \( M = \sum_{i=0}^{N-1} m_i \). A signed integer system can be developed using the additive inverse, or modulo complement notation, where the complement of \( X, \tilde{X} \), is found from \( \tilde{X} = M - X \). The complement operation on individual residues is \( \tilde{x}_i = m_i - x_i \).

Thus \( \tilde{X} = ( \tilde{x}_0, \tilde{x}_1, \ldots, \tilde{x}_{N-1} ) \). Using this convention for signed integers we find the following remarkable property. Binary operations of addition (subtraction) or multiplication between two variables represented in the RNS, can be performed by independent operations on the respective residues. i.e., \( Z = X \circ Y \) implies \( z_i = \left\lfloor x_i \circ y_i \right\rfloor_{m_i} \), where \( \circ \in (+, \cdot) \). We have entirely eliminated the inter digit carry required by weighted magnitude systems. The RNS is not without disadvantages however. In particular there is no well defined order to the RNS digits, and this makes sign and relative magnitude determination difficult. In fact, what is easy to perform in a weighted number system is difficult to perform in the RNS, and vice versa.

Fortunately, most digital signal processing structures have an abundance of easy operations as far as the RNS is concerned. Probably the only difficult RNS operation to be performed, is that of scaling to prevent overflow[3].

Two examples of typical digital signal processing structures are shown in Figs 1 and 2. Fig 1 shows a second order canonic recursive section which can be repeated, or multiplexed, to provide a required filter transfer function[4].
Here, 5 multiplications and 4 additions are performed for the price of one scaling operation. In Fig 2, a radix 4 FFT complex calculation is shown. Assuming that we require to scale after every other application of the structure, then we perform 24 multiplications and 44 additions for a total of 8 scaling operations. In terms of each scaling operation we are performing 3 multiplications and 5.5 additions. There are some digital filtering structures that require no scaling, since they use exact arithmetic. These are the many classes of Number Theoretic Transform (NTT) that now exist. Certain speed and hardware advantages can be obtained by implementing NTTs with the RNS.

LOOK UP TABLE IMPLEMENTATION

If we restrict the moduli set to a maximum modulus size of 32, then the binary operations can be carried out by storing all possible outcomes in a look up table of maximum size 5K bits. Thus, commercially available 8K bit single packages can be used. This is certainly a cost effective solution for multiplication. In terms of addition, fairly straightforward logic circuitry with small capacity ROMs can be used, though this consumes more 'PCB real estate' than the single package ROM. One big advantage of the single chip ROM approach is illustrated in Fig 3. Pre and post binary operations with constants can be calculated and stored in the ROM along with the results of the particular binary operation. Table I shows values of M for monotonically descending, relatively prime moduli $m_i \leq 32$. Moduli $m_i < 16$ can be implemented in 1K ROMs. For most digital signal processing applications, the number ranges are more than adequate for a system with 5 or more moduli.

The operation of scaling is more cumbersome, though ROM arrays can be used to effect two different scaling operations. The first one is the technique of exact division. We assume that the scaling factor is the product of the first S moduli $K = \prod_{i=0}^{S-1} m_i$. The scaling operation $Y \propto X/K$ is performed by the following recursive relationship.

$$|\phi^{k+1}|_m = |\phi^k|_m - \frac{1}{m_k}$$

where $\phi^0 = X, \phi^k Y$, and $\phi_k = |\phi^k|_m$ with the bounds $0 \leq k \leq S - 1; k \leq i \leq N - 1$.

This is referred to as the original scaling algorithm. The second technique is that of summing scaled metric vectors, and this is performed as below:

$$|y|_m = \left| \sum_{i=1}^{n-1} \left[ \left( \prod_{j=0}^{i-1} m_j \right) \frac{y_i}{m_i} + \frac{1}{2} \right] \right|_m$$

This is referred to as the estimate algorithm. In both cases we assume that the scaling factor is formed by multiplying the first S moduli. $[.]$ indicates the integer value of a function. In both algorithms we have to reconstruct the first S residues of the scaled number. This is referred to as base extension, and employs a partial conversion to a mixed radix weighted magnitude representation. Figs 4 and 5 show the two scaling algorithms, plus base extension stages, implemented as ROM arrays. The pre calculated tables T and t can be found in reference [3]. The Figs are shown for S=3, N=6.

HARDWARE FEATURES

One of the advantages of structures using ROM arrays, is the ease of pipelining for high speed throughput. Fig 6 illustrates the approach for the function:

$$|e|_m = |(a.b) + (c.d)|_m$$

A ripple latch pulse stores the output of each ROM, this becomes part of the address for the next ROM. The buffers are used to provide delay and power gain. Providing that we can keep the pipeline full, the throughput rate is equal to the inverse access time and latch settling time. A conservative figure for 8K ROMs is in excess of 10 MHz.

As an indication of the hardware requirements for the examples given in the introduction, we consider implementing the following two RNS systems.

1) Digital Filter 2nd Order Canonic Section
\[ m_1 \in \{29,31,25,27,32\}, \quad S = 2; \quad M = 1.16 \times 2^{24} \]
\[ k = 1.76 \times 2^9. \]  
We chose an input data length of \( \sim 2^{12} \) and a coefficient range of \( \sim 2^9 \). Assuming that the filter has a gain (including scaling) of \( < 1 \), we will never overflow the number range. The hardware requirement for estimate scaling and filter implementation is 33 8K ROMs with latches. This assumes that we already know the coefficients of the filter, and that the section is not to be multiplexed. If this is not the case, we will require an extra 20 ROMs assuming that the multiplier coefficient, \( A \), is included in the scaling array. If we allow the section to be multiplexed in a parallel structure, we can keep the pipeline full (and hence achieve a 10 MHz data rate for the section) by arranging as many parallel stages as there are latch cycles in the section. This particular pipeline problem will only occur in recursive networks.

ii) FFT Radix 4 Complex Calculation

Using a comprehensive error analysis\[6\] we are able to optimise RNS system designs based on a prescribed normalised RMS error value. The following system yields acceptable errors as far as using the FFT to filter audio signals is concerned. \( m_1 \in \{31,11,29,16,15,13\}, \quad S = 2; \quad M = 1.84 \times 2^{24} \quad k = 1.29 \times 2^7 \). The input data to the FFT is 11 bits wide, and the 'twiddle factor' coefficients are approximately 7 bits wide. The theoretical maximum normalised error is 1.8% and this has been verified experimentally. Results are very good for wide band filtering of speech or music signals. The ROM requirement is a mixture of 8K, 4K, 2K, and 1K packages since the modules set spans both 4 bit and 5 bit resolution. The total package count for the radix 4 complex calculation (8 real inputs) and 8 scaling arrays is:

76 x 8K; 32 x 4K; 64 x 2K; 200 x 1K.

The package count seems large, but the performance is fairly impressive. Assuming that we adopt the pipelining principles outlined above, then the computational element accepts 8 real inputs in less than 100 ns. The serial input data rate is therefore in excess of 80 MHz. If we choose an FFT of 1024 complex samples, then we require to multiplex the system through 5 cascaded stages, and so the serial input data rate for a complete FFT calculation is in excess of 15 MHz. It may be necessary to pack the pipeline with extra latch cycles in order to be able to control the multiplexing of data into the computational element more effectively.

**NTT Implementation**

The NTT is a transform that is structurally equivalent to the Discrete Fourier Transform, with the exception that it is defined over a finite ring of integers. As such, the computation is exact. The transform domain does not seem to have any practical value (unlike the Fourier Transform domain), however the cyclic convolution property of the DFT is retained in the NTT. The transform pair is defined as:

\[
\chi_m = \left| \sum_{n=0}^{N-1} x_n \alpha^{mn} \right|_M; \quad x_n = \left| \sum_{m=0}^{N-1} \chi_m \alpha^{-mn} \right|_M
\]

\( 0 \leq m, n \leq N-1 \). \( \alpha \) is a primitive root of order \( N \) in the ring. i.e. \( \alpha^N = 1 \). A complete description of the implementation of NTTs in finite integer rings can be found in reference [7]. In order to make the NTT an efficient convolution operator within the binary number system, \( \alpha \) is normally chosen to be 2 and \( M \) chosen to be of the form \( 2^k + 1 \). These restrictions can be lifted if we use the RNS. In doing this, we require \( M \) to be composite and we have to ensure that the NTT exists in each residue ring modulo \( m_1 \). The flexibility can be increased by defining the NTT within complex residue rings[8]. General rings of quadratic integers are also currently being investigated. In using ROM arrays for NTT implementation, we require all the modules to be prime and this, in general, requires some of the modules to be greater than 32. We can still use 8K ROMs, of course. As an example of a radix 2 complex butterfly, we can use modules \( m_1 \in \{31, 47, 79, 97\} \) which gives a dynamic range of over 23 bits and a cyclic convolution length of 32. 170 8K ROMs are required for the implementation. This will process 64 real input data in excess of a 13 MHz
serial input data rate.

PARALLEL MICROPROCESSOR IMPLEMENTATION

Because of the independence between operations on residue digits, the RNS is ideally suited to parallel processing. Rather than store just the results of residue operations (as in the ROM array approach) we can consider using single chip microprocessors to store complete algorithms within each modulus. The residue operations will now be computed instead of storing all possible outcomes. Using 8 bit microprocessors, we can compute modulo $m_i$ addition for $m_i \leq 256$. If we choose the $m_i$ to be prime, then primitive roots exist within each ring. A table of indices can be constructed, allowing multiplication to be carried out using modulo $m_i - 1$ addition and index look ups. If we restrict the modulus to $m_i \leq 127$, then addition tables with built in inverse index look ups can be stored in one page of memory (256 bytes). If we also perform addition operations using table look up, then the total memory requirement for 2 addition tables and one index table is a maximum of 632 bytes. If we choose, for example, an Intel 8048 series chip, then we have 392 bytes left for the algorithm. With 4 chips, we can generate a dynamic range in excess of 27 bits. For scaling operations, an 8 bit I/O port can be bussed between all the chips for inter digit transfers. This will not be a requirement for the basic NTT, but will be necessary if scaling and/or residue to binary conversion are required[9],[10] on the final output.

CONCLUSIONS

In this paper we have presented a brief summary of the use of the residue number system in implementing digital signal processing functions. The use of ROM arrays in both high speed computational elements, and associated scaling operations, has been discussed. In particular, we have used examples of recursive filter sections, and FFT and NTT computational elements. Alternate implementations, using parallel microprocessors, has also been presented.

REFERENCES

ACKNOWLEDGEMENTS

The authors wish to acknowledge the financial assistance of a grant from the National Research Council of Canada.

Figures

Fig. 1 (a) Canonic section (b) ROM implementation

Table 1

<table>
<thead>
<tr>
<th>i</th>
<th>m_i</th>
<th>\prod_j m_j</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>32</td>
<td>1.00 x 2^4</td>
</tr>
<tr>
<td>1</td>
<td>31</td>
<td>1.94 x 2^4</td>
</tr>
<tr>
<td>2</td>
<td>29</td>
<td>1.76 x 2^4</td>
</tr>
<tr>
<td>3</td>
<td>27</td>
<td>1.48 x 2^4</td>
</tr>
<tr>
<td>4</td>
<td>25</td>
<td>1.16 x 2^4</td>
</tr>
<tr>
<td>5</td>
<td>23</td>
<td>1.66 x 2^4</td>
</tr>
<tr>
<td>6</td>
<td>19</td>
<td>1.96 x 2^4</td>
</tr>
<tr>
<td>7</td>
<td>17</td>
<td>1.03 x 2^4</td>
</tr>
<tr>
<td>8</td>
<td>13</td>
<td>1.71 x 2^4</td>
</tr>
<tr>
<td>9</td>
<td>11</td>
<td>1.17 x 2^4</td>
</tr>
<tr>
<td>10</td>
<td>7</td>
<td>0.93 x 2^4</td>
</tr>
</tbody>
</table>

Fig. 2 - Redix 4 Complex Calculation

Fig. 3 - Binary operations that can be combined into one look-up-table.

Fig. 4 - Scaling Arrays
Fig. 5 - Base Extension Array

Fig. 6 - Pipelining array