

CONTENTS

SESSION I

Chairman: R. T. Gregory

1.1	<i>Basic Digit Sets for Radix Representation of the Integers</i> D. W. Matula	1
1.2	<i>Exact Arithmetic Using a Variable-Length p-adic Representation</i> R. N. Horspool and E. C. R. Hehner	10
1.3	<i>An Interleaved Rational/Radix Arithmetic System for High-Precision Computations</i> K. Hwang and T. P. Chang	15

SESSION 2

Chairman: W. J. Cody

2.1	<i>A Unified Approach to a Class of Number Systems</i> I. Koren and Y. Maliniak	25
2.2	<i>A Feasibility Analysis of Binary Fixed-Slash and Floating-Slash Number Systems</i> D. W. Matula and P. Kornerup	29
2.3	<i>A Feasibility Analysis of Fixed-Slash Rational Arithmetic</i> P. Kornerup and D. W. Matula	39
2.4	<i>A Modified Bi-Imaginary Number System</i> A. G. Slekys and A. Avižienis	48

SESSION 3

Chairman: D. W. Matula

3.1	<i>Required Scientific Floating Point Arithmetic</i> L. A. Liddiard	56
3.2	<i>Desirable Floating-Point Arithmetic and Elementary Functions for Numerical Computation</i> T. E. Hull	63
3.3	<i>A Realistic Model for Error Estimates in the Evaluation of Elementary Functions</i> K. S. Frankowski	70
3.4	<i>Some Experiments Using Interval Arithmetic</i> E. K. Reuter, J. P. Jeter, J. W. Anderson and B. D. Shriver	75

SESSION 4

Chairman: P. Kornerup

4.1	<i>Multivariable Polynomial Processing - Applications to Interpolation</i> E. V. Krishnamurthy and H. Venkateswaran	81
4.2	<i>On Arithmetic Inter-relationships and Hardware Interchangeability of Negabinary and Binary Systems</i> D. P. Agrawal	88
4.3	<i>An Approximate and Empirical Study of the Distribution of Adder Inputs and Maximum Carry Length Propagation</i> O. N. Garcia, H. Glass, and S. C. Haines	97
4.4	<i>On Modular (2^n+1) Arithmetic Logic</i> D. P. Agrawal and T. R. N. Rao	104

SESSION 5

Chairman: T. C. Chen

5.1	<i>Logical Design of a Redundant Binary Adder</i> C. Y. Chow and J. E. Robertson	109
5.2	<i>Parallel Adders Using Standard PLAs</i> A. Weinberger	116
5.3	<i>A Comparison of Two Approaches to Multi-Operand Binary Addition</i> D. E. Atkins and S. C. Ong	125

SESSION 6

Chairman: J. E. Robertson

6.1	<i>Multiple Addition of Binary Serial Numbers</i> L. Dadda	140
6.2	<i>High-Speed Multiplication and Multiple Summand Addition</i> R. S. Lim	149
6.3	<i>The Theory and Implementation of High-Radix Division</i> D. G. Tan	154
6.4	<i>Higher Radix On-Line Division</i> K. S. Trivedi and J. G. Rusnak	164

SESSION 7

Chairman: L. Dadda

7.1	<i>Convergence Guarantee and Improvements for a Hardware Exponential and Logarithm Evaluation Scheme</i> C. Wrathall and T. C. Chen	175
7.2	<i>An On-Line Square Rooting Algorithm</i> M. D. Ercegovac	183
7.3	<i>An Arithmetic Module for Efficient Evaluation of Functions</i> M. D. Ercegovac and M. M. Takata	190
7.4	<i>Two Methods for Fast Integer Binary-BCD Conversion</i> F. A. Schreiber and R. Stefanelli	200

SESSION 8

Chairman: E. V. Krishnamurthy

8.1	<i>Arithmetic Circuit Fault Detection By Modular Encoding</i> A. Svoboda	208
8.2	<i>Application of the Residue Number System to Computer Processing of Digital Signals</i> G. A. Jullien and W. C. Miller	220
8.3	<i>Mathematical Approach to Iterative Computation Networks</i> D. Cohen	226
8.4	<i>Merged Arithmetic for Signal Processing</i> E. E. Swartzlander, Jr.	239

SESSION 9

Chairman: B. D. Shriver

9.1	<i>Design of Arithmetic Elements for Burroughs Scientific Processor</i> D. D. Gajski and L.P. Rubinfield	245
9.2	<i>Survey of Arithmetic Integrated Circuits</i> S. Waser	257
9.3	<i>Computational Design Alternatives with Microprocessor-Based Systems</i> S. L. Lillevik and P. D. Fisher	267
AUTHOR INDEX	274