

Fifth Symposium on Computer Arithmetic
University of Michigan, Ann Arbor, Michigan
May 18-19, 1981

TABLE OF CONTENTS

FOREWORD	iv
<u>SESSION 1 - NON-TRADITIONAL NUMBER SYSTEMS</u>	
ARITHMETIC OF FINITE FIELDS T.R.N. Rao	2
COMPLEMENT REPRESENTATIONS IN THE FIBONACCI COMPUTER P. Ligomenides and R. Newcomb	6
THE CONVERSION OF HENSEL CODES TO RATIONAL NUMBERS T.M. Rao and R.T. Gregory	10
TOWARDS QUANTITATIVE COMPARISON OF COMPUTER NUMBER SYSTEMS S. Ong and D.E. Atkins	21
<u>SESSION 2 - DESIGN AND IMPLEMENTATION OF ARITHMETIC PROCESSORS</u>	
A SYSTEMATIC APPROACH TO THE DESIGN OF STRUCTURES FOR ARITHMETIC J.E. Robertson	35
A SYSTEMATIC APPROACH TO THE DESIGN OF STRUCTURES FOR ADDITION AND SUBTRACTION --CASE OF RADIX $r=m^k$ D.D. Nguyen	42
A CHIP-SET FOR A HIGH-SPEED LOW-COST FLOATING-POINT UNIT J.B. Gosling, J.H.P. Zurawski and D.B.G. Edwards	50
ASYNCHRONOUS ARITHMETIC ALGORITHMS FOR DATA-DRIVEN MACHINES C.L. Bridge, P.D. Fisher, and R.G. Reynolds	56
<u>SESSION 3 - ON-LINE ARITHMETIC</u>	
COMPOUND ALGORITHMS FOR DIGIT ON-LINE ARITHMETIC R.M. Owens	64
DESIGN OF A DIGIT-SLICE ON-LINE ARITHMETIC UNIT A. Gorji-Sinaki and M.D. Ercegovac	72
FLOATING-POINT ON-LINE ARITHMETIC: ALGORITHMS O. Watanuki and M.D. Ercegovac	81
FLOATING-POINT ON-LINE ARITHMETIC: ERROR ANALYSIS O. Watanuki and M.D. Ercegovac	87
A SIMULATOR FOR ON-LINE ARITHMETIC C.S. Raghavendra and M.D. Ercegovac	92
<u>SESSION 4 - ERROR CONTROL AND ERROR ANALYSIS</u>	
ON THE DISTRIBUTION OF ACCUMULATED ROUND-OFF ERROR IN FLOATING POINT ARITHMETIC J. Barlow	100
CADAC: AN ARITHMETIC UNIT FOR CLEAN DECIMAL ARITHMETIC AND CONTROLLED PRECISION M. Cohen, V.C. Hamacher, and T.E. Hull	106
EFFECTS OF UNDERFLOW ON SOLVING LINEAR SYSTEMS J. Demmel	113

SESSION 5 - FUNCTION EVALUATION

ALGORITHMS FOR EXTRACTING SQUARE ROOTS AND CUBE ROOTS 121
H. Peng

COMPATIBLE HARDWARE FOR DIVISION AND SQUARE ROOT 127
G.S. Taylor

AN ALGORITHM FOR MODULAR EXPONENTIATION 135
R. Willoner and I-N. Chen

HIGH BANDWIDTH EVALUATION OF ELEMENTARY FUNCTIONS 139
P.M. Farmwald

SESSION 6 - RESIDUE ARITHMETIC AND CODES

RESIDUE ARITHMETIC WITH RATIONAL OPERANDS 144
R.T. Gregory

SIGN DETECTION IN THE SYMMETRIC RESIDUE NUMBER SYSTEM 146
S. Kaushik and R.K. Arora

CONVERSION SCHEME IN RESIDUE CODE 152
R.K. Arora and S. Kaushik

A HIGH-SPEED DIVISION METHOD IN RESIDUE ARITHMETIC 158
D.K. Banerji, T-Y. Cheung, and V. Ganesan

LOW-COST RESIDUE AND INVERSE RESIDUE ERROR-DETECTING CODES FOR
SIGNED-DIGIT ARITHMETIC 165
A. Avizienis

SESSION 7 - CASE STUDIES SESSION

ELEMENTARY FUNCTIONS ON AN ARRAY PROCESSOR 170
D.F. Davis

EXTENSION OF THE MC68000 ARCHITECTURE TO INCLUDE STANDARD
FLOATING-POINT ARITHMETIC 179
G. Walker

CASE STUDY OF A VLSI DESIGN PROJECT: A SIMPLE INNER PRODUCT MACHINE 184
R.A. Rutenbar and Y.E. Park

VAX HARDWARE FOR THE PROPOSED IEEE FLOATING-POINT STANDARD 190
G.S. Taylor and D.A. Patterson

SESSION 8 - SPECIAL PURPOSE PROCESSORS

A PIPELINED DISTRIBUTED ARITHMETIC PFFT PROCESSOR 198
P. Chow, Z.G. Vranesic, and J.L. Yen

ARITHMETIC ARRAY FOR FAST INNER PRODUCT EVALUATION 207
L. Ciminiera and A. Serra

FAST AND ACCURATE MATRIX TRIANGULARATION USING AN ITERATIVE STRUCTURE 215
L. Ciminiera, A. Serra, and A. Valenzano

PARTITIONED ALGORITHMS AND VLSI STRUCTURES FOR
LARGE-SCALE MATRIX COMPUTATIONS 222
K. Hwang and Y-H. Cheng

AN INTEGRATED RATIONAL ARITHMETIC UNIT 233
P. Kornerup and D.W. Matula

A RATIONAL ARITHMETIC PROCESSOR 241
M.J. Irwin and D.R. Smith

SESSION 9 - SCHEMES FOR ADDITION AND MULTIPLICATION

A FAST MULTI-OPERAND MULTIPLICATION SCHEME	246
H. Kobayashi	
MULTI-OPERAND ADDITION WITH CONDITIONAL SUM LOGIC	251
K. Efe	
ALGORITHMS FOR PARALLEL ADDITION AND PARALLEL POLYNOMIAL EVALUATION	256
C.A. Papachristou	
MULTIPLE ADDITION AND PARALLEL COUNTER IN GENERALIZED BINARY AND NEGABINARY SYSTEMS	264
L. Bhuyan and D.P. Agrawal	
NEGABINARY ADDITION AND MULTIPLICATION USING BINARY CIRCUITS	270
D.P. Agrawal and R.C. Joshi	

LATE PAPER

ON AN INTERVAL ARITHMETIC AND ITS APPLICATIONS	274
S. Markov	
List of Referees	278
Author Index	278