Sixth Symposium on Computer Arithmetic
Aarhus University, Aarhus, Denmark
June 20-22, 1983

TABLE OF CONTENTS

FOREWORD iii

SESSION 1 - VLSI

The Design of Two Easily-Testable VLSI Array Multipliers 2
J. Ferguson and J.P. Shen

A Comparison of ALU Structures for VLSI Technology 10
S. Ong and D.E. Atkins

On Design and Performance of VLSI Based Parallel Multiplier 17
D.P. Agrawal, G.C. Pathak, N.K. Swain and B.K. Agrawal

On Fast Binary Addition in MOS Technologies 22
L. Guibas and J. Vuillemin

SESSION 2 - NUMBER SYSTEMS & RESIDUE ARITHMETIC

Sign Detection in Non-Redundant Residue Number Systems with Reduced Information 24
S. Kaushik

Representation and Processing of Fractions in a Residue System 29
D.K. Banerji and S. Kaushik

Systems of Numeration 37
A.S. Fraenkel

SESSION 3 - MULTIPLICATION

A Multiplier with Multiple Error Correction Capability 44
M. Annaratone and R. Stefanelli

Some Schemes for Fast Serial Input Multipliers 52
L. Dadda

Fast Iterative Multiplying Array 60
L. Ciminiera and A. Serra

Conditions for the Distributivity of Multiplication with Respect to Set Addition and Their Effect on the Design of Array Multipliers 67
J.E. Robertson

SESSION 4 - NUMERICAL ERROR CONTROL

Experience with a High Level Language that Supports Interval Arithmetic 74
R. Morrison, A.J. Cole, P.J. Bailey, M.A. Wolfe, and M. Shearer

ADA Floating-Point Arithmetic as a Basis for Portable Numerical Software 79
P.J.L. Wallis

On the Numerical Algorithms Formulated in Computer Arithmetic 82
S. Markov

A Numeric Error Algebra 86
W.S. Brown and C.S. Wetherell

SESSION 5 – ALGORITHMS & IMPLEMENTATION

A Higher-Radix Division with Simple Selection of Quotient Digits 94
M.D. Ercegovac

Square-Root Algorithms for High-Speed Digital Circuits 99
S. Majerski

Some Tricks of the (Floating-Point) Trade 103
J.B. Gosling

On Bit Sequential Multipliers 104
R.V. Donthi, M. Saleem, and H. Singh

SESSION 6 – CASE STUDIES

Arithmetic on the ELXSI System 6400 110
G.S. Taylor

Matrix Multiplication on LUCAS 116
L. Ohlsson and B. Svensson

Multi-Operated Associative Arithmetic 123
I. Scherson and S. Ruhman

An IEEE Floating Point Arithmetic Implementation 130
K. Johnsen

SESSION 7 – ONLINE AND PIPELINE ARITHMETIC

Fast Matrix Solver in GF(2) 138
Y. Takefuji, T. Kurokawa, and H. Aiso

Vector Reduction Methods for Arithmetic Pipelines 144
L.M. Ni and K. Hwang

On-Line Muiltiplicative Normalization 151
A.L. Grnarov and M.D. Ercegovac

Numerical Limitations on the Design of Digit Online Networks 156
R.M. Owens and M.J. Irwin

SECTION 8 - SPECIAL TOPICS

Arithmetic for a High-Speed Adaptive Learning Network Element 164
H. Kobayashi and R.D. Bonnell

Applications for Arithmetic Error Codes in Large, High-Performance Computers 169
A. Avizienis and C.S. Raghavendra

Models for VLSI Implementation of Residue Number System Arithmetic Modules 174
M.A. Bayoumi, G.A. Jullien, and W.C. Miller

SESSION 9 - RATIONAL ARITHMETIC

Continued Fractions for High-Precision and High-Accuracy Computer Arithmetic 184
R.B. Seidensticker

Floating-Point Recurring Rational Arithmetic System 194
K. Yoshida

An Order Preserving Finite Binary Encoding of the Rationals 201
D.W. Matula and P. Kornerup

A Unified View of Approximate Rational Arithmetic and Rational Interpolation 210
A. Miola

List of Referees 221

Author Index 221