

TABLE OF CONTENTS

FOREWORD	iii
SESSION 1 - VLSI	
<i>The Design of Two Easily-Testable VLSI Array Multipliers</i>	2
J. Ferguson and J.P. Shen	
<i>A Comparison of ALU Structures for VLSI Technology</i>	10
S. Ong and D.E. Atkins	
<i>On Design and Performance of VLSI Based Parallel Multiplier</i>	17
D.P. Agrawal, G.C. Pathak, N.K. Swain and B.K. Agrawal	
<i>On Fast Binary Addition in MOS Technologies</i>	22
L. Guilbas and J. Vuillemin	
SESSION 2 - NUMBER SYSTEMS & RESIDUE ARITHMETIC	
<i>Sign Detection in Non-Redundant Residue Number Systems with Reduced Information</i>	24
S. Kaushik	
<i>Representation and Processing of Fractions in a Residue System</i>	29
D.K. Banerji and S. Kaushik	
<i>Systems of Numeration</i>	37
A.S. Fraenkel	
SESSION 3 - MULTIPLICATION	
<i>A Multiplier with Multiple Error Correction Capability</i>	44
M. Annaratone and R. Stefanelli	
<i>Some Schemes for Fast Serial Input Multipliers</i>	52
L. Dadda	
<i>Fast Iterative Multiplying Array</i>	60
L. Ciminiera and A. Serra	
<i>Conditions for the Distributivity of Multiplication with Respect to Set Addition and Their Effect on the Design of Array Multipliers</i>	67
J.E. Robertson	
SESSION 4 - NUMERICAL ERROR CONTROL	
<i>Experience with a High Level Language that Supports Interval Arithmetic</i>	74
R. Morrison, A.J. Cole, P.J. Bailey, M.A. Wolfe, and M. Shearer	

<i>ADA Floating-Point Arithmetic as a Basis for Portable Numerical Software</i>	79
P.J.L. Wallis	
<i>On the Numerical Algorithms Formulated in Computer Arithmetic</i>	82
S. Markov	
<i>A Numeric Error Algebra</i>	86
W.S. Brown and C.S. Wetherell	

SESSION 5 – ALGORITHMS & IMPLEMENTATION

<i>A Higher-Radix Division with Simple Selection of Quotient Digits</i>	94
M.D. Ercegovic	
<i>Square-Root Algorithms for High-Speed Digital Circuits</i>	99
S. Majerski	
<i>Some Tricks of the (Floating-Point) Trade</i>	103
J.B. Gosling	
<i>On Bit Sequential Multipliers</i>	104
R.V. Donthi, M. Saleem, and H. Singh	

SESSION 6 – CASE STUDIES

<i>Arithmetic on the ELXSI System 6400</i>	110
G.S. Taylor	
<i>Matrix Multiplication on LUCAS</i>	116
L. Ohlsson and B. Svensson	
<i>Multi-Operated Associative Arithmetic</i>	123
I. Scherson and S. Ruhman	
<i>An IEEE Floating Point Arithmetic Implementation</i>	130
K. Johnsen	

SESSION 7 – ONLINE AND PIPELINE ARITHMETIC

<i>Fast Matrix Solver in GF(2)</i>	138
Y. Takefuji, T. Kurokawa, and H. Aiso	
<i>Vector Reduction Methods for Arithmetic Pipelines</i>	144
L.M. Ni and K. Hwang	
<i>On-Line Multiplicative Normalization</i>	151
A.L. Grnarov and M.D. Ercegovic	
<i>Numerical Limitations on the Design of Digit Online Networks</i>	156
R.M. Owens and M.J. Irwin	

SECTION 8 – SPECIAL TOPICS

<i>Arithmetic for a High-Speed Adaptive Learning Network Element</i>	164
H. Kobayashi and R.D. Bonnell	
<i>Applications for Arithmetic Error Codes in Large, High-Performance Computers</i>	169
A. Avizienis and C.S. Raghavendra	
<i>Models for VLSI Implementation of Residue Number System Arithmetic Modules</i>	174
M.A. Bayoumi, G.A. Jullien, and W.C. Miller	

SESSION 9 – RATIONAL ARITHMETIC

<i>Continued Fractions for High-Precision and High-Accuracy Computer Arithmetic</i>	184
R.B. Seidensticker	
<i>Floating-Point Recurring Rational Arithmetic System</i>	194
K. Yoshida	
<i>An Order Preserving Finite Binary Encoding of the Rationals</i>	201
D.W. Matula and P. Kornerup	
<i>A Unified View of Approximate Rational Arithmetic and Rational Interpolation</i>	210
A. Miola	
List of Referees	221
Author Index	221