

Table of Contents

Foreword	iii
Conference Committee	v
History of IEEE Meetings on Computer Arithmetic	vii
Session 1: Efficient Adders and ALU Designs	
(Chair: Daniel Atkins)	
1.1 Some Optimal Schemes for ALU Implementation in VLSI Technology	2
V.G. Oklobdzija and E.R. Barnes, <i>IBM T.J. Watson Research Center</i>	
1.2 Regular, Area-Time Efficient Carry-Lookahead Adders	9
T.-F. Ngai, <i>Stanford University</i> , and M.J. Irwin, <i>Pennsylvania State University</i>	
1.3 A Multioperand Two's Complement Addition Algorithm	16
H. Kobayashi, <i>University of South Carolina</i>	
1.4 Improved Normalization Results for Digit On-Line Arithmetic	20
R.J. Zaccone and J.L. Barlow, <i>Pennsylvania State University</i>	
1.5 Efficient Serial-Parallel Arrays for Multiplication and Addition	28
L. Ciminiera and A. Serra, <i>Politecnico di Torino, Italy</i>	
Session 2: Fast Multipliers and Dividers	
(Chair: Earl Swartzlander, Jr.)	
2.1 Design of a Fast Inner Product Processor	38
S.P. Smith and H.C. Torng, <i>Cornell University</i>	
2.2 Design for a Recursive Parallel Multiplier	44
R. De Mori and R. Cardin, <i>Concordia University, Canada</i>	
2.3 A Division Algorithm with Prediction of Quotient Digits	51
M.D. Ercegovac and T. Lang, <i>University of California, Los Angeles</i>	
2.4 Fast Multipliers for Two's-Complement Numbers in Serial Form	57
L. Dadda, <i>Politecnico di Milano, Italy</i>	
2.5 Radix 16 SRT Dividers with Overlapped Quotient Selection Stages	64
G.S. Taylor, <i>University of California, Berkeley</i>	
Session 3: Floating-Point Arithmetic	
(Chair: William Kahan)	
3.1 Axiomatizations of Floating Point Arithmetics	74
W. Zadrożny, <i>North Texas State University</i>	
3.2 High-Speed Computation of Unary Functions	82
M. Ohhashi, <i>Toshiba Corp.</i> , and R.E. Schneider, <i>Lockheed Electronics Co.</i>	
3.3 Floating-Point Arithmetic on a Reduced-Instruction-Set Processor	86
T. Gross, <i>Carnegie-Mellon University</i>	
3.4 VLSI Floating-Point Processors	93
J. Fandrianto and B.Y. Woo, <i>Weitek Corp.</i>	
3.5 A Family of CMOS Floating Point Arithmetic Chips	101
J.A. Eldon, <i>TRW LSI Products</i>	

Session 4: Systolic Arithmetic Schemas

(Chair: Daniel Gajski)

4.1	Systolic Polynomial Evaluation and Matrix Multiplication with Multiple Precision	110
	J. Schaeffer and D. Makarenko, <i>University of Alberta, Canada</i>	
4.2	A Systolic Algorithm for Integer GCD Computation	118
	R.P. Brent, <i>Australian National University</i> , and H.T. Kung, <i>Carnegie-Mellon University</i>	
4.3	Algorithm Partition for a Fixed-Size VLSI Architecture Using Space-Time Domain Expansion	126
	H.D. Cheng and K.S. Fu, <i>Purdue University</i>	
4.4	Prime Factor DFT Parallel Processor Using Wafer Scale Integration	133
	E.T. Chow and D.I. Moldovan, <i>University of Southern California</i>	

Session 5: Panel Discussions on Directions in Computer Arithmetic

(Moderator: Kai Hwang; Panelists: U. Kulisch, *University of Karlsruhe, Germany*; J. Robertson, *University of Illinois*; D. Matula, *Southern Methodist University*; E. Swartzlander, *TRW Defense Systems Group*; H. Aiso, *Keio University, Japan*; B. Woo, *Weitek Corp.*; M. Ercegovac, *University of California, Los Angeles*; and L. Dadda, *Politecnico di Milano, Italy*)

Session 6: Elementary Function Evaluation

(Chair: Mary J. Irwin)

6.1	The Modified Cordic Algorithm	144
	A. Naseem and P.D. Fisher, <i>Michigan State University</i>	
6.2	Polynomial Transformer	153
	T. Kurokawa and H. Aiso, <i>Keio University, Japan</i>	
6.3	The VLSI Implementation of a Square Root Algorithm	159
	J. Bannur and A. Varma, <i>University of Southern California, Los Angeles</i>	
6.4	A Pipeline Architecture for Computing Cumulative Hypergeometric Distributions	166
	X. Li, <i>Wichita State University</i> , and L.M. Ni, <i>Michigan State University</i>	
6.5	Squarers for Binary Numbers in Serial Form	173
	L. Dadda, <i>Politecnico di Milano, Italy</i>	

Session 7: Rational and Residue Arithmetic

(Chair: Fred J. Taylor)

7.1	Multi-Input Residue Arithmetic Utilizing Read-Only Associate Memory	182
	C.A. Papachristou, <i>Case Western Reserve University</i>	
7.2	Binary Paradigm and Systolic Array Implementation for Residue Arithmetic	189
	D.Y.Y. Yun and C.N. Zhang, <i>Southern Methodist University</i>	
7.3	Rationally Biased Arithmetic	194
	W.E. Ferguson, Jr., and D.W. Matula, <i>Southern Methodist University</i>	
7.4	VLSI Residue Multiplier Modulo a Fermat Number	203
	I.S. Reed, T.K. Truong, <i>University of Southern California, Los Angeles</i> , J.J. Chang, H.M. Shao, and I.S. Hsu, <i>Jet Propulsion Laboratory</i>	
7.5	Finite-Precision Lexicographic Continued Fraction Number Systems	207
	P. Kornerup, <i>Aarhus University, Denmark</i> , and D.W. Matula, <i>Southern Methodist University</i>	

Session 8: Arithmetic in Signal/Image Processing

(Chair: Peter Kornerup)

8.1	Three-Dimensional IC's and an Application to High Speed Image Processor.	216
	K. Taniguchi, <i>Toshiba Corp., Japan</i>	
8.2	Arithmetic for High Speed FFT Implementation	223
	E.E. Swartzlander, Jr., <i>TRW Defense Systems Group</i> , and J. Eldon, <i>TRW LSI Products</i>	

8.3	The Design of a Vector-Radix 2DFFT Chip	231
	W. Liu, J.C. Duh, <i>North Carolina State University</i> , and D.E. Atkins, <i>University of Michigan</i>	
8.4	PAPIA: Pyramidal Architecture for Parallel Image Analysis	237
	V. Cantoni, M. Ferretti, <i>Universitá di Pavia, Italy</i> , S. Levialdi, <i>Universitá di Roma, Italy</i> , and R. Stefanelli, <i>Politecnico di Milano, Italy</i>	
8.5	A More Efficient Residue Arithmetic Implementation of the FFT	243
	F.J. Taylor, <i>University of Florida</i>	
Session 9: Large-Scale Scientific Computations		
<i>(Chair: Ahmed Sameh)</i>		
9.1	On the Structure of Parallelism in a Highly Concurrent PDE Solver	252
	D. Gannon, <i>Purdue University</i>	
9.2	A Parallel Method for Computing the Generalized Singular Value Decomposition ..	260
	F.T. Luk, <i>Cornell University</i>	
9.3	Multiprocessors for Evaluating Compound Arithmetic Functions	266
	K. Hwang and Z. Xu, <i>University of Southern California</i>	
9.4	A Fast Algorithm for the Symmetric Eigenvalue Problem	276
	J.J. Dongarra and D.C. Sorensen, <i>Argonne National Laboratory</i>	
Session 10: Fault-Tolerant Arithmetic		
<i>(Chair: Irving Reed)</i>		
10.1	Multiple Error Correction and Additive Overflow Detection with Magnitude Indices in Residue Code	278
	S. Kaushik, <i>Indian Institute of Technology</i>	
10.2	Arithmetic Algorithms for Operands Encoded in Two-Dimensional Low-Cost Arithmetic Error Codes	285
	A. Avižienis, <i>University of California, Los Angeles</i>	
10.3	A Class of A(N+C) Codes and Its Properties	293
	T.R.N. Rao and K. Vathanvit, <i>University of Southwestern Louisiana</i>	
10.4	Maximal Redundancy Signed-Digit Systems	296
	T.C. Chen, <i>The Chinese University of Hong Kong</i>	
Session 11: New Arithmetic Systems		
<i>(Chair: Harvey Garner)</i>		
11.1	Higher Order Computer Arithmetic	302
	S.M. Rump, <i>IBM Research and Development, West Germany</i>	
11.2	DRAFT: A Dynamically Reconfigurable Processor for Integer Arithmetic	309
	D.M. Chiarulli, W.G. Rudd, and D.A. Buell, <i>Louisiana State University</i>	
11.3	ACRITH: High-Accuracy Arithmetic—An Advanced Tool for Numerical Computation	318
	J.H. Bleher, A.E. Roeder, and S.M. Rump, <i>IBM Research and Development, West Germany</i>	
11.4	Anomalies in the IBM ACRITH Package	322
	W. Kahan and E. LeBlanc, <i>University of California, Berkeley</i>	
11.5	Complex Interval Division with Maximum Accuracy	332
	R. Lohner, J. Wolff v. Gudenberg, <i>University of Karlsruhe</i>	
Author Index		
		343