Table of Contents

Foreword iii

Conference Committee v

History of IEEE Meetings on Computer Arithmetic vii

Session 1: Efficient Adders and ALU Designs

(Chair: Daniel Atkins)

1.1 Some Optimal Schemes for ALU Implementation in VLSI Technology 2
V.G. Oklobdzija and E.R. Barnes, *IBM T.J. Watson Research Center*

1.2 Regular, Area-Time Efficient Carry-Lookahead Adders 9
T.-F. Ngai, *Stanford University, and M.J. Irwin, Pennsylvania State University*

1.3 A Multioperand Two's Complement Addition Algorithm 16
H. Kobayashi, *University of South Carolina*

1.4 Improved Normalization Results for Digit On-Line Arithmetic 20
R.J. Zaccone and J.L. Barlow, *Pennsylvania State University*

1.5 Efficient Serial-Parallel Arrays for Multiplication and Addition 28
L. Ciminiera and A. Serra, *Politecnico di Torino, Italy*

Session 2: Fast Multipliers and Dividers

(Chair: Earl Swartzlander, Jr.)

2.1 Design of a Fast Inner Product Processor 38
S.P. Smith and H.C. Torng, *Cornell University*

2.2 Design for a Recursive Parallel Multiplier 44
R. De Mori and R. Cardin, *Concordia University, Canada*

2.3 A Division Algorithm with Prediction of Quotient Digits 51
M.D. Ercegovac and T. Lang, *University of California, Los Angeles*

2.4 Fast Multipliers for Two's-Complement Numbers in Serial Form 57
L. Dadda, *Politecnico di Milano, Italy*

2.5 Radix 16 SRT Dividers with Overlapped Quotient Selection Stages 64
G.S. Taylor, *University of California, Berkeley*

Session 3: Floating-Point Arithmetic

(Chair: William Kahan)

3.1 Axiomatizations of Floating Point Arithmetics 74
W. Zadrożny, *North Texas State University*

3.2 High-Speed Computation of Unary Functions 82
M. Ohhashi, *Toshiba Corp.*, and R.E. Schneider, *Lockheed Electronics Co.*

3.3 Floating-Point Arithmetic on a Reduced-Instruction-Set Processor 86
T. Gross, *Carnegie-Mellon University*

3.4 VLSI Floating-Point Processors 93
J. Fandrianto and B.Y. Woo, *Weitek Corp.*

3.5 A Family of CMOS Floating Point Arithmetic Chips 101
J.A. Eldon, *TRW LSI Products*

Session 4: Systolic Arithmetic Schemas
(Chair: Daniel Gajski)

4.1 Systolic Polynomial Evaluation and Matrix Multiplication with Multiple Precision ... 110
J. Schaeffer and D. Makarenko, *University of Alberta, Canada*

4.2 A Systolic Algorithm for Integer GCD Computation ... 118
R.P. Brent, *Australian National University*, and H.T. Kung, *Carnegie-Mellon University*

4.3 Algorithm Partition for a Fixed-Size VLSI Architecture Using Space-Time Domain Expansion ... 126
H.D. Cheng and K.S. Fu, *Purdue University*

4.4 Prime Factor DFT Parallel Processor Using Wafer Scale Integration ... 133
E.T. Chow and D.I. Moldovan, *University of Southern California*

Session 5: Panel Discussions on Directions in Computer Arithmetic
(Moderator: Kai Hwang; Panelists: U. Kulisch, University of Karlsruhe, Germany; J. Robertson, University of Illinois; D. Matula, Southern Methodist University; E. Swartzlander, TRW Defense Systems Group; H. Aiso, Keio University, Japan; B. Woo, Weitek Corp.; M. Ercegovac, University of California, Los Angeles; and L. Dadda, Politecnico di Milano, Italy)

Session 6: Elementary Function Evaluation
(Chair: Mary J. Irwin)

6.1 The Modified Cordic Algorithm ... 144
A. Naseem and P.D. Fisher, *Michigan State University*

6.2 Polynomial Transformer ... 153
T. Kurokawa and H. Aiso, *Keio University, Japan*

6.3 The VLSI Implementation of a Square Root Algorithm ... 159
J. Bannur and A. Varma, *University of Southern California, Los Angeles*

6.4 A Pipeline Architecture for Computing Cumulative Hypergeometric Distributions .. 166
X. Li, *Wichita State University*, and L.M. Ni, *Michigan State University*

6.5 Squarers for Binary Numbers in Serial Form ... 173
L. Dadda, *Politecnico di Milano, Italy*

Session 7: Rational and Residue Arithmetic
(Chair: Fred J. Taylor)

7.1 Multi-Input Residue Arithmetic Utilizing Read-Only Associate Memory ... 182
C.A. Papachristou, *Case Western Reserve University*

7.2 Binary Paradigm and Systolic Array Implementation for Residue Arithmetic ... 189
D.Y.Y. Yun and C.N. Zhang, *Southern Methodist University*

7.3 Rationally Biased Arithmetic ... 194
W.E. Ferguson, Jr., and D.W. Matula, *Southern Methodist University*

7.4 VLSI Residue Multiplier Modulo a Fermat Number ... 203
I.S. Reed, T.K. Truong, *University of Southern California, Los Angeles*,
J.J. Chang, H.M. Shao, and I.S. Hsu, *Jet Propulsion Laboratory*

7.5 Finite-Precision Lexicographic Continued Fraction Number Systems ... 207
P. Kornerup, *Aarhus University, Denmark*, and D.W. Matula,
Southern Methodist University

Session 8: Arithmetic in Signal/Image Processing
(Chair: Peter Kornerup)

8.1 Three-Dimensional IC's and an Application to High Speed Image Processor. ... 216
K. Taniguchi, *Toshiba Corp., Japan*

8.2 Arithmetic for High Speed FFT Implementation ... 223
E.E. Swartzlander, Jr., *TRW Defense Systems Group*, and J. Eldon, *TRW LSI Products*

8.3 The Design of a Vector-Radix 2DFFT Chip 231
W. Liu, J.C. Duh, *North Carolina State University*, and D.E. Atkins, *University of Michigan*
8.4 PAPIA: Pyramidal Architecture for Parallel Image Analysis 237
V. Cantoni, M. Ferretti, *Universitá di Pavia, Italy*, S. Levialdi, *Universitá di Roma, Italy*, and R. Stefanelli, *Politecnico di Milano, Italy*
8.5 A More Efficient Residue Arithmetic Implementation of the FFT 243
F.J. Taylor, *University of Florida*

Session 9: Large-Scale Scientific Computations

(Chair: Ahmed Sameh)
9.1 On the Structure of Parallelism in a Highly Concurrent PDE Solver 252
D. Gannon, *Purdue University*
9.2 A Parallel Method for Computing the Generalized Singular Value Decomposition .. 260
F.T. Luk, *Cornell University*
9.3 Multiprocessors for Evaluating Compound Arithmetic Functions 266
K. Hwang and Z. Xu, *University of Southern California*
9.4 A Fast Algorithm for the Symmetric Eigenvalue Problem 276
J.J. Dongarra and D.C. Sorensen, *Argonne National Laboratory*

Session 10: Fault-Tolerant Arithmetic

(Chair: Irving Reed)
10.1 Multiple Error Correction and Additive Overflow Detection with Magnitude Indices in Residue Code 278
S. Kaushik, *Indian Institute of Technology*
10.2 Arithmetic Algorithms for Operands Encoded in Two-Dimensional Low-Cost Arithmetic Error Codes 285
A. Avižienis, *University of California, Los Angeles*
10.3 A Class of A(N+C) Codes and Its Properties 293
T.R.N. Rao and K. Vathanvit, *University of Southwestern Louisiana*
10.4 Maximal Redundancy Signed-Digit Systems 296
T.C. Chen, *The Chinese University of Hong Kong*

Session 11: New Arithmetic Systems

(Chair: Harvey Garner)
11.1 Higher Order Computer Arithmetic 302
S.M. Rump, *IBM Research and Development, West Germany*
11.2 DRAFT: A Dynamically Reconfigurable Processor for Integer Arithmetic 309
D.M. Chiarulli, W.G. Rudd, and D.A. Buell, *Louisiana State University*
11.3 ACRITH: High-Accuracy Arithmetic—An Advanced Tool for Numerical Computation 318
J.H. Bleher, A.E. Roeder, and S.M. Rump, *IBM Research and Development, West Germany*
11.4 Anomalies in the IBM ACRITH Package 322
W. Kahan and E. LeBlanc, *University of California, Berkeley*
11.5 Complex Interval Division with Maximum Accuracy 332
R. Lohner, J. Wolff v. Gudenberg, *University of Karlsruhe*

Author Index 343