

# Table of Contents

<b>Foreword</b> .....	iii
<b>Conference Committee</b> .....	v

## Session 1: Opening Session

Welcoming Remarks by L. Dadda, *Politecnico di Milano* (General Chair) and by  
M.J. Irwin, *Penn State University*, and R. Stefanelli, *Politecnico di Milano* (Program Co-Chairs)  
Keynote Address by A. Avizienis, *University of California, Los Angeles*

## Session 2: Signal and Image Processing

(Chair: F. Rocca, *Politecnico di Milano*)

<b>2.1</b> A Design of Time-Optimum and Register-Number-Minimum Systolic Convolver .....	5
H. Umeo, <i>Osaka Electro-Communication University</i>	
<b>2.2</b> Synthesis of Area-Efficient VLSI Architectures for Vector and Matrix Multiplication .....	13
S.G. Smith and P.B. Denyer, <i>University of Edinburgh</i>	
<b>2.3</b> Implementation of the Single Modulus Complex ALU .....	21
R.-S. Kao and F.J. Taylor, <i>University of Florida</i>	
<b>2.4</b> Vector Computations on an Orthogonal Memory Access Multiprocessing System .....	28
I.D. Scherson and Y. Ma, <i>University of California, Santa Barbara</i>	

## Session 3: VLSI Adders and Multipliers

(Chair: H. Aiso, *Keio University*)

<b>3.1</b> Structured Arithmetic Tiling of Integrated Circuits .....	41
T.M. Carter, <i>University of Utah</i>	
<b>3.2</b> Fast Area-Efficient VLSI Adders .....	49
T. Han and D. Carlson, <i>University of Massachusetts</i>	
<b>3.3</b> Area-Time Efficient Arithmetic Elements for VLSI Systems .....	57
R. Sharma, <i>AT&amp;T Bell Laboratories</i>	
<b>3.4</b> Parallel Multipliers Based on Horizontal Compressors .....	63
L. Ciminiera, <i>Politecnico di Torino</i>	

## Session 4: High Speed Arithmetic Processors

(Chair: B. Woo, *SuperChips Corp.*)

<b>4.1</b> Algorithm for High Speed Shared Radix 4 Division and Radix 4 Square-Root .....	73
J. Fandrianto, <i>Weitek Corporation</i>	
<b>4.2</b> Design of High Speed MOS Multiplier and Divider Using Redundant Binary Representation .....	80
S. Kuninobu, T. Nishiyama, H. Edamatsu, and T. Taniguchi, <i>Matsushita Electric Industrial Co., Ltd.</i> , and N. Takagi, <i>Kyoto University</i>	
<b>4.3</b> Fast Multiply and Divide for a VLSI Floating-Point Unit .....	87
B. Bose, L. Pei, G. Taylor, and D. Patterson, <i>University of California, Berkeley</i>	
<b>4.4</b> On the Implementation of Shifters, Multipliers, and Dividers in VLSI Floating Point Units .....	95
V. Peng, S. Samudrala, and M. Gavrielov, <i>Digital Equipment Corporation</i>	

## **Panel Session 5: Applications and Future Trends in Computer Arithmetic**

(Moderator: K. Hwang, *University of Southern California*; Panelists: H. Aiso, *Keio University*; L. Dadda, *Politecnico di Milano*; T. Hull, *University of Toronto*; M.J. Irwin, *Penn State University*; U. Kulisch, *Universitat Karlsruhe*; D. Matula, *Southern Methodist University*; G. Taylor, *MIPS, Inc.*; B. Woo, *SuperChips Corp.*)

## **Session 6: Elementary Function Evaluators**

(Chair: U. Kulisch, *Universitat Karlsruhe*)

<b>6.1</b>	The FELIN Arithmetic Coprocessor Chip . . . . .	107
	M. Cosnard, A. Guyot, B. Hochet, J.-M. Muller, H. Ouaouicha, P. Paul, and E. Zysman, <i>CNRS</i>	
<b>6.2</b>	CORDIC Arithmetic for an SVD Processor . . . . .	113
	J.R. Cavallaro and F.T. Luk, <i>Cornell University</i>	
<b>6.3</b>	Evaluating Elementary Functions with Chebyshev Polynomials on Pipeline Nets . . . . .	121
	K. Hwang, H.C. Wang, and Z. Xu, <i>University of Southern California</i>	

## **Session 7: Systolic Arithmetic Processors**

(Chair: J. Cody, *Argonne National Laboratory*)

<b>7.1</b>	Toward an Ideal Computer Arithmetic . . . . .	131
	T.E. Hull and M.S. Cohen, <i>University of Toronto</i>	
<b>7.2</b>	A Closed Computer Arithmetic . . . . .	139
	F.W.J. Olver, <i>University of Maryland</i>	
<b>7.3</b>	Implementation of Level-Index Arithmetic Using Partial Table Look-Up . . . . .	144
	F.W.J. Olver and P.R. Turner, <i>University of Maryland</i>	
<b>7.4</b>	On Error Analysis in Arithmetic with Varying Relative Precision . . . . .	148
	J.W. Demmel, <i>Courant Institute</i>	
<b>7.5</b>	A New Real Number Representation and Its Operation . . . . .	153
	H. Hamada, <i>Hitachi Ltd.</i>	

## **Session 8: Systolic Arithmetic Processors**

(Chair: R. Negrini, *Italy*)

<b>8.1</b>	Systolic Solution of Linear Systems over GF(p) with Partial Pivoting . . . . .	161
	B. Hochet and P. Quinton, <i>CNRS</i> , and Y. Robert, <i>CNRS</i>	
<b>8.2</b>	Systolic and Semi-Systolic Digit Serial Multipliers . . . . .	169
	P.T. Balsara and R.M. Owens, <i>Pennsylvania State University</i>	
<b>8.3</b>	Systolic Up/Down Counters with Zero and Sign Detection . . . . .	174
	B. Parhami, <i>University of Waterloo</i>	

## **Session 9: On-Line Arithmetic Processors**

(Chair: G. Taylor, *MIPS*)

<b>9.1</b>	A Radix-4 On-Line Division Algorithm . . . . .	181
	P.K.-G. Tu and M.D. Ercegovac, <i>University of California, Los Angeles</i>	
<b>9.2</b>	A Novel Floating-Point Online Division Algorithm . . . . .	188
	H. Lin and H.J. Sips, <i>Delft University of Technology</i>	
<b>9.3</b>	On-Line Scheme for Computing Rotation Factors . . . . .	196
	M.D. Ercegovac and T. Lang, <i>University of California, Los Angeles</i>	
<b>9.4</b>	A Bit-Serial Arithmetic Unit for Rational Arithmetic . . . . .	204
	P. Kornerup, <i>Aarhus University</i> , and D. Matula, <i>Southern Methodist University</i>	
<b>9.5</b>	A Normalization Algorithm for Truncated P-ADIC Arithmetic . . . . .	212
	A. Colagrossi, <i>Istituto Superiore di Sanita</i> , and A. Miola, <i>Universita di Roma</i>	

## **Session 10: Fault-Tolerant Arithmetic Codes and Processors**

(Chair: D. Matula, *Southern Methodist University*)

<b>10.1</b> Protecting Convolution-Type Arithmetic Array Calculations with Generalized Cyclic Codes . . . . .	219
G.R. Redinbo, <i>University of California, Davis</i>	
<b>10.2</b> Error-Detection and Correction for Addition and Subtraction through Use of Higher Radix Extensions of Hamming Codes . . . . .	226
J.E. Robertson, <i>University of Illinois, Urbana-Champaign</i>	
<b>10.3</b> Fault-Tolerant Systolic Arrays: An Approach Based upon Residue Arithmetic . . . . .	230
V. Piuri, <i>Politecnico di Milano</i>	
<b>10.4</b> Time-Redundant Fault-Masking in ALUs . . . . .	239
C.-C. Wu and L.-R. Tzeng, <i>National Taiwan Institute of Technology</i> , and	
T.-S. Wu, <i>National Cheng Kung University</i>	

## **Session 11: Numerical Error Control**

(Chair: P. Kornerup, *Aarhus University*)

<b>11.1</b> A Formal Approach to Rounding . . . . .	247
G. Barrett, <i>Oxford University</i>	
<b>*11.2</b> The Development of a Floating-Point Validation Package . . . . .	255
J. Du Croz and M. Pont, <i>NAG Ltd.</i>	
<b>11.3</b> Arithmetic for Vector Processors . . . . .	256
R. Kirchner and U. Kulisch, <i>Universitat Kaiserlautern</i>	
<b>11.4</b> Computer Arithmetic and Ill-Conditioned Algebraic Problems . . . . .	270
G. Schumacher, <i>Universitat Karlsruhe</i>	
<b>Author Index</b> . . . . .	277

\*Not received in time for publication