• P. B. Denyer

  • S. G. Smith and P. B. Denyer, "Synthesis of Area-Efficient VLSI Architectures for Vector and Matrix Multiplication", Proceedings of the 8th IEEE Symposium on Computer Arithmetic, Villa Olmo, Como, Italy, May 19-21, 1987