Soonhak Kwon, "A Low Complexity and a Low Latency Bit Parallel Systolic Multiplier over GF(2^m) using an Optimal Norm, Proceedings of the 16th IEEE Symposium on Computer Arithmetic, Santiago de Compostela, Spain, June 15-18, 2003