A. Beaumont-Smith, N. Burgess, S. Lefrere, C. C. Lim, "Reduced Latency IEEE Floating-Point Standard Adder Architectures", Proceedings of the 14^th IEEE Symposium on Computer Arithmetic, Adelaide, Australia, April 14-16, 1999