J.-J. J. Lue, D. S. Phatak, "Area x Delay ( A·T ) Efficient Multiplier Based on an Intermediate Hybrid Signed-Digit (HSD-1) Representation", Proceedings of the 14th IEEE Symposium on Computer Arithmetic, Adelaide, Australia, April 14-16, 1999