Mayur Mehta

M. Mehta, V. Parmar, E. Swartzlander Jr, "High-Speed Multiplier Design Using Multi-Input Counter and Compressor Circuits", Proceedings of the 10th IEEE Symposium on Computer Arithmetic, Grenoble, France, June 26-28, 1991