W. S. Briggs

W. S. Briggs, D. W. Matula, "A 17x69-bit Multiply and Add Unit with Redundant Binary Feedback and Single Cycle Latency", Proceedings of the 11th IEEE Symposium on Computer Arithmetic, Windsor, Ontario, Canada, June 29 - July 2, 1993