True Single Phase Clock Latch MUX (dual-edge)

M. Afghani, J. Yuan, “Double-edge-triggered D-flip-flops for high-speed CMOS circuits” IEEE Journal of Solid-State Circuits, vol.26, (no.8), p.1168-70, Aug. 1991.