TSPC

 

Home
Up

True Single Phase Clock Master-Slave Latch (single-edge)

J. Yuan, C. Svensson, “High-speed CMOS circuit technique”, IEEE Journal of Solid-State Circuits, vol.24, no.1, p.62-70, February 1989.

 

Home | Introduction | Basics | Designs | Results | References

 Copyright Advanced Computer Systems Engineering Lab, 2003.
For problems or questions regarding this web contact acsel@ece.ucdavis.edu.
Last updated: 07/28/04.

There have been visitors