Project Timeline

07/02/04

Home
Introduction
Adder Designs
Preliminary Results
Members
References
Related Projects
Project Timeline

 

  

ü Spring 2004
bulletPreliminary Evaluation of state-of-the designs in 130nm CMOS technology.

Summer 2004
bulletPerform studies on trade-offs of adders implemented using different logic families in sub-100nm process technology.
bulletProvide optimization methodology of adder structure in that technology
bulletImplement the resultant optimal adder
bulletPrepare test chip

Home | Introduction | Adder Designs | Preliminary Results | Members | References | Related Projects | Project Timeline

Copyright Advanced Computer Systems Engineering Laboratory, 2004

This site was last updated 07/01/04