This page shows preliminary results. It is still heavily under construction.
Adder Setup:
Process Technology: 130nm CMOS Technology
Analysis is done using the method of Logical Effort
Equivalent of 1mm wire load is added to the outputs
Curves are estimated by varying input driver size
Home | Introduction | Adder Designs | Preliminary Results | Members | References | Related Projects | Project Timeline
Copyright Advanced Computer Systems Engineering Laboratory, 2004
This site was last updated 07/01/04