

Paper References:
A. Weinberger and J. L. Smith, “A Logic for HighSpeed Addition”,
National Bureau of Standards, Circ. 591, pp. 312, 1958.

Kilburn T., D. B. G. Edwards, and D. Aspinall, “Parallel Addition in
Digital Computers: A New Fast “Carry” Circuit”, Proceedings of IEE, Volume
106, pt B, p.464, September 1959.

J. Sklansky, “ConditionalSum Addition Logic”, IRE Transactions on
Electronic Computers, EC9, p 226231, 1960.

O. J. Bedrij, “CarrySelect Adder”, IRE Transactions on Electronic
Computers, p. 340344, 1962.

P.M. Kogge and H.S. Stone, “A parallel algorithm for the efficient
solution of a general class of recurrence equations”, IEEE Trans. Computers,
Vol. C22, No. 8, 1973, pp.786793.

H. Ling, “HighSpeed Binary Adder”, IBM J. Res. Dev., vol.25,
p.15666, 1981.

R. P. Brent and H. T. Kung, “A Regular Layout for Parallel Adders”,
IEEE Transaction on Computers, Vol. C31, No. 3, p. 260264, March, 1982.

V. G. Oklobdzija and E. R. Barnes, “Some Optimal Schemes For ALU
Implementation in VLSI Technology”, Proceedings of the 7^{th}
Symposium on Computer Arithmetic ARITH7, pp. 28, Reprinted in “Computer
Arithmetic”, E. E. Swartzlander, (editor), Vol. II, pp. 137142, 1985.

T. D. Han and D. A. Carlson, “Fast
AreaEfficient VLSI Adders,” 8th symposium on Computer Arithmetic, May
1987.

R. W.
Doran, “Variants of an Improved Carry LookAhead Adder”, IEEE Transactions
on Computers, Vol. 37, No. 9, September 1988, pp. 11101113.

V. G. Oklobdzija and E. R. Barnes, “On Implementing Additions in VLSI
Technology”, IEEE Journal of Parallel and Distributed Computing, No. 5, pp.
716728, 1988.

B. D. Lee and V. G. Oklobdzija, “Improved CLA Scheme with Optimized
Delay”, Journal of VLSI Signal Processing, Vol. 3, No. 4, pp 265274, 1991.

A.
Naini, D. Bearden and W. Anderson, “A 4.5ns 96b CMOS Adder Design”,
Proceedings of the IEEE Custom Integrated Circuits Conference, p.
25.5.125.5.4, May 36, 1992.

S. Naffziger, “A SubNanosecond 0.5mm
64b Adder Design”, Digest of Technical Papers, 1996 IEEE International
SolidState Circuits Conference, San Francisco, 810 Feb. 1996, p. 362363.

A. Farooqui, V. G. Oklobdzija and F. Chehrazi, “Multiplexer Based
Adder for Media Signal Processing”, 1999 International Symposium on VLSI
Technology, Systems, and Applications, Taipei, Taiwan, June 810, 1999.

J. Park, et. al, “470ps 64bit Parallel Binary Adder”, Proceedings
of 2000 Symposium on VLSI Circuits, 2000.

S. Knowles, “A Family of Adders”, Proceedings of 15^{th} IEEE
Symposium on Computer Arithmetic, June 1113, 2001.

S. K. Mathew, R.K. Krishnamurthy, M.A. Anders, R. Rios,
K.R. Mistry, and K. Soumyanath, “Sub500ps
64b ALUs in 0.18mm
SOI/bulk CMOS: design and scaling trends”, IEEE Journal of SolidState
Circuits, Volume 11, Nov. 2001.

S. Mathew, M. Anders, R. K. Krishnamurthy and S. Borkar, “A 4GHZ
130nm address generation unit with 32bit sparsetree adder core”, IEEE
Journal of SolidState Circuits, Volume 38, Issue 5, May, 2003.

S. Mathew, M. Anders, B. Bloechel, T. Nguyen, R. Krishnamurthy and S.
Borkar, “A 4GHZ 300mW 64b Integer Execution ALU with Dual Supply Voltage in
90nm CMOS”, Digest of Technical Papers of 2004 IEEE International
SolidState Circuit Conference, San Francisco, February, 2004.

V. G. Oklobdzija, B. R. Zeydel, H. Dao, S. Mathew, R. Krishnamurthy,
“EnergyDelay
Estimation Technique for HighPerformance Microprocessor VLSI Adders”,
Proceedings of the International Symposium on Computer Arithmetic, ARITH16,
Santiago de Compostela, SPAIN, June 1518, 2003.

Hoang Q. Dao, Bart R. Zeydel, Vojin G. Oklobdzija, “Energy
Minimization Method for Optimal EnergyDelay Extraction”, Proceedings of the
European SolidState Circuits Conference, ESSCIRC 2003,
Estoril, PORTUGAL,
September 1618, 2003.

Hoang Q. Dao, Bart R. Zeydel, Vojin G. Oklobdzija, “Energy
Optimization of HighPerformance Circuits”, Proceedings of the 13th
International Workshop on Power And Timing Modeling, Optimization and
Simulation, Torino, Italy,
September 1012, 2003.
Patent References:

T. W. Houston, P. W. Bosshart and C. H. Shaw, “Compound Domino CMOS
Circuit”, U.S. Patent No. 5,015,882, Issued: May 14, 1991.

S. Naffziger, "High
Speed Addition Using Ling's Equations and Dynamic CMOS Logic", U.S.
Patent No. 5,719,803, Issued: February 17, 1998.

H. Ngo, S. H. Dhong and J. A. Silberman, "HighSpeed Binary Adder", U.S.
Patent No. 5,964,827, Issued: October 12, 1999.
Book References:

K.
Hwang, “Computer Arithmetic: Principles, Architecture and Design”, John
Wiley & Sons, 1979.

V. G. Oklobdzija, “HighSpeed VLSI Arithmetic Units: Adders and
Multipliers”, in “Design of HighPerformance Microprocessor Circuits”, Book
Chapter, Book edited by A. Chandrakasan, IEEE Press, 2000.

M. J. Flynn and S. F. Oberman, "Advanced Computer
Arithmetic Design", John Wiley & Sons, 2001.
