Energy-Efficient Circuit Design Project

blue text      - Traditional Prefix computation using dot operator
red text        - Inverse carry computation or bits that were skipped previously (e.g. Han-Carlson's last stage)
green text    - Fixed bit skip (e.g. 4-bit skip in Carry Skip)

Ling Circuits

Static Prefix-2 Operands schematic

Static Prefix-2 schematic

Dynamic Prefix-2 Operands schematic

Dynamic Prefix-2 schematic

Dynamic Prefix-3 Operands schematic

Dynamic Prefix-3 schematic

Dynamic Prefix-4 Operands schematic

Dynamic Prefix-4 schematic

Conditional-Sum Techniques

Weinberger Conditional Sum (4-bit example) schematic

Ling Conditional Sum (4-bit example) schematic

16-bit Adder Carry Structures

Carry Look-Ahead (4-4) (4-bit RCA) diagram, conventional diagram

Carry-Skip (2) (2-2-2-2-2-2-2-2) (2) diagram , conventional diagram

Carry-Skip (4) (4-4-4-4) (4-bit RCA) diagram , conventional diagram

Kogge-Stone (2-2-2-2) diagram  Results

Han-Carlson (2-2-2-2) (2) diagram

32-bit Adder Carry Structures

Carry Look-Ahead (4-4) (4,8,12,16) (4-bit RCA) diagram, conventional diagram, layout, verilog, spice

Carry-Skip (4) (4-4-4-4-4-4-4-4) (4-bit RCA) diagram, conventional diagram, layout, verilog, spice

Ling Fully-parallel (2-2-2-2-2) diagram, layout, verilog, spice

Ling Quaternary (2-2-2-2-2) diagram, layout, verilog, spice

Ling Fully-parallel Conditional-2 (2-2-2-2-2) diagram, layout, verilog, spice

Ling Fully-parallel Conditional-4 (2-2-2-2-2) diagram, layout, verilog, spice

Han-Carlson (2-2-2-2-2) (2) diagram, layout, verilog, spice

64-bit Adder Carry Structures

Han Carlson (2-2-2-2-2) (2) diagram, layout, verilog, spice

Quaternary (2-2-2-2-2) (16) (4-4) diagram, layout, verilog, spice

Quaternary (2-4-2-4) (4) diagram, layout, verilog, spice

Park (4-4-4) diagram, layout, verilog, spice

Three-Stage-Ling (4-2-4-2) diagram, layout, verilog, spice

Conditional Three-Stage-Ling (4-2-4-2)  diagram, layout, verilog, spice

Ling Fully-parallel (2-2-2-2-2-2) diagram, layout, verilog, spice

Ling Fully-parallel Conditional-2 (2-2-2-2-2-2) diagram, layout, verilog, spice

Ling Fully-parallel Conditional-4 (2-2-2-2-2-2) diagram, layout, verilog, spice

.